

Logic Gates

Introduction

- Logic gates are most fundamental digital circuit that can be constructed from diodes, transistors and resistors connected in such a way that the circuit output is the result of a basic logic operation performed on the inputs.
- The Boolean '0' and '1' represents the "logic level".

Logic 0	Logic 1
False	True
OFF	ON
Low	High
No	Yes
Open switch	Closed switch

- A "Truth table" is a means of describing how a logic circuits output depends on the logic levels present at circuits input.

Note:


The number of input combinations will equals to 2^N for an "N-input" truth table.

- The Logic Gates can be classified as
 - (a) **Basic Gate:** NOT, AND, OR.
 - (b) **Universal Gate:** NAND, NOR.
 - (c) **Special Purpose Gates:** EX-OR and EX-NOR. They are used in arithmetic circuit, comparators, code conversion, parity generators and parity checkers etc.

NOT Gate


It is also referred as "inversion" or "complementation".

Symbol and Truth Table




Input	Output
A	$y = \bar{A}$
0	1
1	0


Switching Circuit




Transistor Circuit




- When even number of NOT Gates are connected in series then it acts like Buffer Circuit.



- When even number of NOT Gates are connected with feedback then it acts like a "Bistable multivibrator". It is also a basic memory element.



When odd number of NOT Gates are connected with feedback, then it acts like an astable multivibrator (AMV) or square-wave generator or clock generator or ring oscillator.



All inverter take some time to get the response 'Y', this time is called propagation delay time (t_{pd}).

For an Astable Multivibrator (AMV)

Time period of Square Wave Generated by AMV:

$$T = 2nt_{pd}$$


where n = Number of inverters (NOT Gates)

t_{pd} = Propagation delay time of each inverter

T = Time period of a square wave generated by AMV or Ring oscillator

AND Gate

Symbol, Truth Table and Switching Circuit




Note:

In AND operation


- ENABLE INPUT \Rightarrow Logic '1'
 - DISABLE INPUT \Rightarrow Logic '0'
-

Transistor circuit:



A	B	T ₁	T ₂	Y
0	0	OFF	OFF	0
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	1

Diode circuit diagram:




A	B	D ₁	D ₂	Y
0	0	ON	ON	0
0	1	ON	OFF	0
1	0	OFF	ON	0
1	1	OFF	OFF	1

Remember:

- In AND gate operation, any unused inputs (Floating inputs) may be connected as:
Logic '1' for TTL circuit
Logic '0' for ECL circuit
- AND gate is also known as detector logic

OR Gate

symbol, Truth Table and Switching Circuit




Remember:

In OR operation


- ENABLE INPUT \Rightarrow Logic '0'
- DISABLE INPUT \Rightarrow Logic '1'

Transistor Circuit



A	B	T ₁	T ₂	Y
0	0	OFF	OFF	0
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	1


Diode Circuit Diagram



A	B	D ₁	D ₂	Y
0	0	ON	ON	1
0	1	ON	OFF	1
1	0	OFF	ON	1
1	1	OFF	OFF	0

NAND Gate

Symbol, Truth Table and Switching Circuit




Remember:

In NAND operation


- ENABLE INPUT \Rightarrow Logic '1'
- DISABLE INPUT \Rightarrow Logic '0'

Transistor Circuit



NOR Gate

Symbol, Truth Table and Switching Circuit




Remember:

In NOR operation

- ENABLE INPUT \Rightarrow Logic '0'
- DISABLE INPUT \Rightarrow Logic '1'


Transistor circuit



EXOR Gate

It is also called "stair case switch".

Symbol and Truth Table



Boolean function of 2-input EXOR operation

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$

Remember:

- It acts as "odd number of 1's detector in the input".
- It is mostly used in "parity generation and detection".
- When both the inputs are same, then output becomes LOW or Logic '0'.
- When both the inputs are different, then output becomes HIGH or Logic '1'.
- In EXOR operation
 - For BUFFER CIRCUIT \Rightarrow Logic '0'
 - For INVERSION CIRCUIT \Rightarrow Logic '1'

Note:


$$\begin{aligned} A \oplus A &= 0, & A \oplus 0 &= A \\ A \oplus \bar{A} &= 1, & A \oplus 1 &= \bar{A} \end{aligned}$$

- $A \oplus A \oplus A \oplus \dots$ upto n terms = 0, when n = even
= A, when n = odd

EXNOR Gate

- It acts as "even number of 1's detector".
- It is also called "Gate of equivalence" or "coincidence logic".

Symbol and Truth Table



□ Boolean function of 2-input EXNOR operation

$$Y = A \odot B = \overline{A \oplus B} = (\overline{AB + \bar{A}\bar{B}}) = AB + \bar{A}\bar{B}$$

Remember:

- When both the inputs are same, then output becomes HIGH or Logic '1'.
- When both the inputs are different, then output becomes LOW or Logic '0'.
- In EXNOR operation
 - (i) For BUFFER CIRCUIT \Rightarrow Logic '1'
 - (ii) For INVERSION CIRCUIT \Rightarrow Logic '0'

Note:

$$\begin{aligned} A \odot A &= 1, & A \odot 1 &= A \\ A \odot \bar{A} &= 0, & A \odot 0 &= \bar{A} \end{aligned}$$

- $A \odot A \odot A \odot \dots$ upto n terms = 1, when n = even
= A, when n = odd


$$\begin{aligned} \bar{A} \oplus B &= A \odot B \text{ and } A \oplus \bar{B} = A \odot B \\ \bar{A} \odot B &= A \oplus B \text{ and } A \odot \bar{B} = A \oplus B \end{aligned}$$

Alternative Symbols of Gates


Bubbled – OR gate \equiv NAND gate




Bubbled – NAND gate \equiv OR gate



Bubble – NOR gate \equiv AND gate



Bubbled – AND gate \equiv NOR gate



NAND and NOR Gate as Universal Gate

Logic gates	No. of NAND gate required	No. of NOR gate required
NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4

