


Sequential circuit

• INTRODUCTION of Sequential circuit =


In sequential logic circuit, the o/p is dependent upon the present i/p as well as the past i/p and output.



Sequential circuit


✓ Synchronous sequential ckt

change in i/p signals can effect memory elements only upon activation of clock signals



Asynchronous sequential ckt

change in i/p signals can effect memory elements at any instant of time. These are faster than synchronous ckt.




→ The storage elements (memory) used in clocked sequential circuit are called "flip-flop".

→ flip flop is a one bit memory cell which stores the 1-bit signal data (logic '0' or logic '1').

→ In synchronous sequential circuit, memory elements are clocked flip-flop and generally edge triggered.

→ In Asynchronous sequential circuit, memory elements are unclocked flip-flop/time delay elements which are generally level triggered.

→ flip-flop circuit is also known as bistable multivibrator or latch because it has two stable state (1 state, 0 state).




• Storage Elements =

- Latches. → (SR latch, D latch)

- Flipflops. → (SR, JK, D, T).


" A storage elements in a digital circuit can maintain a binary state indefinitely as long as power is delivered to the circuit, until directed by an i/p signal to switch states.



Bistable element

• Latches :



Storage elements that are operate with signal levels are referred to as "latches".

clock  (latches are level sensitive)

→ Latches are used in asynchronous sequential circuit for storing binary information and for the design.


• Flip-flop :

Storage elements that are controlled by a clock transition are flip-flop.

+ve edge clock 
 -ve edge clock  (flip-flop are edge sensitive)

→ • SR-Latch (Set-Reset Latch) =


(1) SR Latch using NOR gate =



Function table =


Symbol -

S	R	Q	Q̄
0	0	No change	
0	1	0	1
1	0	1	0
1	1		



→ undefined state or forbidden state.

(II) SR-Latch using NAND gates




Function table =

S	R	Q	\bar{Q}	
0	0			→ forbidden state
0	1	1	0	
1	0	0	1	
1	1			→ NO change


→ Opposite of function table of SR latch using NOR gate.

Symbol -



(III) SR-Latch using control inputs

(a) using NOR gates




Operation -

When $E_n = 0$ (Q & \bar{Q} will remain in previous state)


$E_n = 1$ ✓

S	R	Q	\bar{Q}
0	0	No-change	
0	1	0	1
1	0	1	0
1	1	<u>undefined</u> → forbidden state.	

Symbol -



(b) using NAND gate -




Operation -

When $E_n = 0$, (Q & \bar{Q} remains in previous state)

$E_n = 1$ ✓


S	R	Q	\bar{Q}
0	0	→ No-change	
0	1	0	1
1	0	1	0
1	1	→ forbidden state	

Symbol -



✓ → Using control i/p with we will get same function table (NOR)

• D-Latch (Transparent Latch) —
(Delay Latch)




→ To remove Undefine State we use D-Latch.


Function table —

E_n	D	Q	\bar{Q}
0	X	Previous state	
1	0	0	1
1	1	1	0

Symbol —




• D-latch with preset & clear i/p's — Asynchronous i/p's



$\overline{Pr} = 0 \rightarrow Q = 1$ (Set state)

$\overline{Cl} = 0 \rightarrow Q = 0$ (Reset state)



asynchronous i/p because —


— (operation of the i/p will not depend on the i/p of D & EN)

• Flip-Flop —


There are '4' types of flip-flop —

- (I) SR - flip flop.
- (II) J-K - flip flop.
- (III) D - flip flop.
- (IV) T - flip flop.

* Clock response in latch —




(I) response to positive level.




(II) response to negative level.

* Clock response in flip-flop —




(I) Positive edge response.




(II) Negative edge response.


• SR-Flip-flop =



+ve edge SR-FF



-ve edge SR-FF.



Truth Table / Function Table —

CLK	S	R	Q	\bar{Q}
0	X	X	No change	
↑	0	0	No change	
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	Forbidden state	

Characteristic table —

P.S	Next.S		
Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	forbidden state.
1	0	0✓	1
1	0	1	0
1	1	0✓	1
1	1	1	forbidden state.

Characteristic equation -

$$Q_{n+1} = S + Q_n \bar{R}$$


Kmap

$Q_n \backslash SR$	00	01	11	10
0	0	0	X	1
1	1	0	X	1


Excitation table -

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

• J-K - flip-flop -




lev edge JK-FF



lev edge JK-FF.

Logic Diagram



function table -

CLK	J	K	Q_n	\bar{Q}_n
0	X	X	No-change	
\uparrow	0	0	No-change	
\uparrow	0	1	0	1
\uparrow	1	0	1	0
\uparrow	1	1	previous state complement.	

Characteristic table -

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Characteristic equation -

$$Q_{n+1} = Q_n \bar{K} + \bar{Q}_n J$$


Kmap,

		JK			
Q_n	0	00	01	11	10
	0	0	0	1	1
1	1	1	0	0	1


Excitation table -

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

• D-Flip-Flop —




positive edge D-FF



negative edge D-FF.

Logic Diagram —



Function Table —

clk	D	Q_n	Q_{n+1}
0	X	No change	
↑	0	0	1
↑	1	1	0

Characteristic Table —

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1


Characteristic equation —

$$Q_{n+1} = D.$$


Excitation Table —

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

• T-FF (Toggle FF) —




positive edge T-FF



negative edge T-FF.

Logic Diagram —



Function table —

CLK	T	Q_n Q_{n+1}
0	X	No change (Q_n)
\uparrow	0	No change (Q_n)
\uparrow	1	previous state complement (\bar{Q}_n)

Characteristic Table —

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic equation —

$$Q_{n+1} = Q_n \bar{T} + \bar{Q}_n T = Q_n \oplus T$$

$Q_n \backslash T$	0	1
0	0	①
1	①	0

Excitation Table —

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

• • Conversion of flip flops —

- characteristic table of required FF.
- Excitation table of existing FF.

• Function Table of all FFs —

S	R	Q_{n+1}	J	K	Q_{n+1}	D	Q_{n+1}	T	Q_{n+1}
0	0	Q_n	0	0	Q_n	0	0	0	Q_n
0	1	0	0	1	0	1	1	1	\bar{Q}_n
1	0	1	1	0	1				
1	1	?	1	1	\bar{Q}_n				

• Excitation table of all the FFs —

Q_n	Q_{n+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

Example - 1

SR-FF to JK-FF :

Required-FF				Existing-FF		
Q_n	J	K	Q_{n+1}	S	R	
0	0	0	0	0	X	
0	0	1	0	0	X	
0	1	0	1	1	0	
0	1	1	1	1	0	
1	0	0	1	X	0	
1	0	1	0	0	1	
1	1	0	1	X	0	
1	1	1	0	0	1	


<u>S</u>		JK			
		00	01	11	10
Q_n	0	0	0	1	1
1	1	X	0	0	X

<u>R</u>		JK			
		00	01	11	10
Q_n	0	X	X	0	0
1	1	0	1	1	0

$$S = \overline{Q_n} J$$

$$R = Q_n K$$

Block Diagram -



Example - 2

SR to D-FF:

Q_n	D	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	1	X	0

S

Q_n	D	0	1
0	0	1	
1	0	X	


R

Q_n	D	0	1
0	X	0	
1	1	0	

$$S = Q_n D$$

$$R = \overline{D}$$

Block Diagram -



Example - 3

JK-FF to SR-FF

Q_n	S	R	Q_{n+1}	S	K
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	0	X
0	1	1	X	X	X
1	0	0	1	X	0
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

J

Q_n	SR ₀₀	01	11	10
0	0	0	X	1
1	X	X	X	X


K

Q_n	SR ₀₀	01	11	10
0	X	X	X	X
1	0	1	X	0

$$J = S$$

$$K = R$$

Block diagram -



Example - 4

T-FF to D-FF



Q_n	D	Q_{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

T

Q_n	D	0	1
0	0	0	1
1	1	1	0


$$T = \bar{Q}_n D + Q_n \bar{D} \\ = Q_n \oplus D$$

Block Diagram —



• RACE AROUND CONDITION :

→ It occurs in level triggered JK-flip flop.



function table —

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n


Race around condition ←

Timing Diagram —

(Next page)

CR

$$t_{pd} \ll T_{clk}$$




i.e. when $J=K=1$ and $t_{pd} \ll T_{clk}$ the state of the flip-flop will oscillates between '0' & '1' and at the end of the clock pulse, the FF state is uncertain, This phenomenon is called "Race around condition".

Avoid race around condition —

→ Master-Slave level triggered JK-FF.

→ $t_{pd} > T_{clk}$.


Master-Slave JK-FF —



Operation =

(I) $CLK=1$, Master is in operating mode. Slave is in off mode (or) retains previous state.

(II) $CLK=0$, Master is in off mode (or) retaining previous state; slave is in operating mode.
(-ve edge triggered)


Logic diagram =

(-ve edge triggered FF)


When $CLK=0$, then slave is active and we get result.
So, it is -ve edge triggered FF.

• Master-slave D Flip-Flop =


(or) D-FF (or) Edge triggered D-FF.

problem with D-Latch =Function Table =

D	Q_n
0	0
1	1



Master slave D-FF =



Operation -

→ $clk = 1$ (logic-1 level). the external data D i/p is transferred to the master.

But slave is disabled ($\therefore \overline{clk} = 0$)
because its enable i/p is $= 0$


→ When $clk = 0$, the master latch is disable, and the slave latch is enable ($\overline{clk} = 1$) and its output Q is equal to the master output Y.

behaviour of the master-slave FF dictates that -

- The o/p may change only once.
- a change in the o/p is triggered by the negative edge of the clock. (-ve)
- the change may occur only during the clock's -ve level.

Internal logic diagram -

Master \rightarrow D-Latch SR-Latch \leftarrow Slave.



(-ve edge triggered D-FF)

• COUNTER:

→ "A counter is sequential logic circuit capable to counting the number of clock pulses arriving at its clock i/p."

OR

"A counter is a set of FF whose states changes in response to clock pulses applied at the i/p to the counter."

→ A counter can ^{be} used as a frequency divider.

→ with n -FFs maximum possible states in the counter is 2^n

$$N \leq 2^n$$

$n \rightarrow$ no. of FFs.

$N \rightarrow$ no. of states.

\hookrightarrow modulus of the Counter.

Ex:

$n=2 \rightarrow N \leq 4 \rightarrow$ Mod 4 Counter.

$n=3 \rightarrow N \leq 2^3 \rightarrow N \leq 8 \rightarrow$ Mod 8 counter

\hookrightarrow Mod 6 Counter.

Ex:

MOD 16 counter, find $n=?$

here,

$$N \leq 16$$

$$n = 4$$

$$N \leq 2^n$$


Ex: MOD 6 counter, find $n=?$

here,


$$N \leq 2^3$$

$$n = 3 \text{ (minimum).}$$



→




ex:



→




ex:




• Types of Counter =

Depending on the clock pulse applied counters of two type:

- Asynchronous Counter or (Ripple Counter)
- Synchronous Counter



(Asynchronous Counter)



(Synchronous Counter)

Asynchronous counter

→ In this type of counter FFs are connected in such a way that the o/p of 1st FF drives the clock for the 2nd FF, the o/p of the 2nd will be the clock of 3rd FF and so on.

→ All the FFs are not clocked simultaneously.

→ Design & Implementation is very simple even for more no. of ~~FF~~ states.

→ Low speed.

Synchronous Counter.

→ In this type of counter connection ~~between~~ counter there is no connection b/w the o/p of 1st FF & clock i/p of next FF and so on.

→ All the FFs are clocked simultaneously.

→ Design and Implementation becomes complex as the no. of states increases.

→ High speed.

Asynchronous / Ripple Counters

→ 2-bit counter → no. of FFs = 2

$n=2 \rightarrow 2^n = 4 \rightarrow \text{MOD} - 4 \text{ counter.}$

(0, 1, 2, 3)

→ counting sequence 0, 1, 2, 3 (Up-counter)

counting sequence 3, 2, 1, 0 (Down-counter)



→ JK-FF and T-FF are use of ~~As~~ Asynchronous Counter.

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n



T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

Toggle state


JK-FF




T-FF



• Negative edge JK flip flop =



→ Divide by 2 counter.



Truth Table

CLK	Q	\bar{Q}
initial 0	0	1
↓ 1	1	0
↓ 2	0	1
↓ 3	1	0

$$f_1 = \frac{f}{2}$$

freq divider

1 bit counter.
or

MOD-2 counter.

up counting down counting

• 2-bit Up Counter using negative-edge triggered JK-FF:

$n=2$, $N=2^2=4$
 \downarrow
 no. of FFs MOD - 4 counter

or


Divide by 4 counter.

00

01

10

11




CLK	Q_1	Q_0	\bar{Q}_1	\bar{Q}_0
0	0	0	1	1
\downarrow	0	1	1	0
\downarrow	1	0	0	1
\downarrow	1	1	0	0
\downarrow	0	0	1	1

up counting



down counting

Timing Diagram -



Divide by 4-counter.

- 2 bit down counter using -ve edge triggered T-FF:





(down counting)

Truth table —

	CLK	Q_1	Q_0	\bar{Q}_1	\bar{Q}_0
	0	0	0	1	1
↓	1	1	1	0	0
↓	2	0	0	1	1
↓	3	1	1	0	0
↓	4	0	0	1	1
↓	5	1	1	0	0

(Down counting)

- 2-bit up-counter using +ve edge-triggered T-FF =





Truth Table =

CLK	Q ₁	Q ₀	Q ₁ [̄]	Q ₀ [̄]
0	0	0	1	1
↑ 1	0	1	1	0
↑ 2	1	0	0	1
↑ 3	1	1	0	0
↑ 4	0	0	1	1
↑ 5	0	1	1	0

up counting
MOD-4 UP-counter
divide by 4 counter.

- Q. ~~if~~ CLK frequency $f = 1 \text{ MHz}$, using 2-bit counter
What is o/p frequency??
→ $f = \frac{1}{2^2} = \frac{1}{4} \text{ MHz}$.

- 2-bit Down Counter using +ve edge-triggered JK-FF




Truth Table =

	CLK	Q_1	Q_0	\bar{Q}_1	\bar{Q}_0
0	0	0	0	1	1
1	1	1	1	0	0
2	1	1	0	0	1
3	1	0	1	1	0
4	1	0	0	1	1
5	1	1	1	0	0

Down Counter (MOD-4 counter)

Note: $n=2 \rightarrow 2^n = 4$
 $n=3 \rightarrow 2^n = 8$
 $n=4 \rightarrow 2^n = 16$
 $N = 16$



n-bit counter

or MOD-N counter.

↓
max no. of states




or

Divide by N counter. = f/N

Note:

- (I) -ve Edge triggered FF $\rightarrow Q$ as CLK \rightarrow Up Counter.
- (II) -ve " " " $\rightarrow \bar{Q}$ " " \rightarrow Down Counter.
- (III) +ve " " " $\rightarrow Q$ " " \rightarrow Down " .
- (IV) +ve " " " $\rightarrow \bar{Q}$ " " \rightarrow Up " .

• 3 bit Ripple Counter = (up counter)
or MOD 8 - Ripple counter (0, 1, 2, 3, 4, 5, 6)



Truth Table



CLK	Q ₂	Q ₁	Q ₀	\bar{Q}_2	\bar{Q}_1	\bar{Q}_0
0	0	0	0	1	1	1
1	0	0	1	1	1	0
2	0	1	0	1	0	1
3	0	1	1	1	0	0
4	1	0	0	0	1	1
5	1	0	1	0	1	0
6	1	1	0	0	0	1
7	1	1	1	0	0	0
8	0	0	0	1	1	1

Ex 1.

$$T = \frac{1}{f}$$

0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 0

- o MOD -16 Ripple Counter / 4 bit Ripple counter =
 $N=16 = 2^4 \rightarrow n$ (Down Asynchronous counter)



Truth Table ——— ^{Ripple}
(Down Counter)

CLK	Q_3	Q_2	Q_1	Q_0	
→ 0	0	0	0	0	(0)
↓ 1	1	1	1	1	(15)
↓ 2	1	1	1	0	(14) ↑
↓ 3	1	1	0	1	(13)
↓ 4	1	1	0	0	(12)
↓ 5	1	0	1	1	(11)
↓ 6	1	0	1	0	(10)
↓ 7	1	0	0	1	(9)
↓ 8	1	0	0	0	(8)
↓ 9	0	1	1	1	(7)
↓ 10	0	1	1	0	(6)
↓ 11	0	1	0	1	(5) ↑
↓ 12	0	1	0	0	(4)
↓ 13	0	0	1	1	(3)
↓ 14	0	0	1	0	(2)
↓ 15	0	0	0	1	(1)
↓ 16	0	0	0	0	(0)


^{Ripple down}
MOD-16 counter

$$f_3 = f/16$$

• Ripple Counter using D-FF =

→ FF should be in toggle mode.

• 2-bit Ripple Counter =



Timing Diagram =





Table -

CLK	Q ₁	Q ₀	\bar{Q}_1	\bar{Q}_0
0	0	0	1	1
↓ 1	0	1	1	0
↓ 2	1	0	0	1
↓ 3	1	1	0	0
↓ 4	0	0	1	1
↓ 5	0	1	1	0

~~Up Counter~~

MOD-4 Ripple Up counter.


- 3-bit Ripple Down Counter using +ve edge triggered D-FF =



Table



921

CLK	Q_2	Q_1	Q_0	\bar{Q}_2	\bar{Q}_1	\bar{Q}_0
→ 0	0	0	0-0	1	1	1
↑ 1	1	1	1-1	0	0	0
↑ 2	0	1	0-2	1	0	1
↑ 3	0	0	1-1	1	1	0
↑ 4	0	0	0-0	1	1	1
↑ 5	1	1	1-1	0	0	0
↑ 6	0	1	0-2	1	0	1
↑ 7	0	0	1-1	1	1	0
↑ 8	0	0	0-0	1	1	1



(MOD-8 Ripple Down Counter)

- MOD-N Ripple Counter =
↓
modulus

JK-FF with preset & clear inpts =

active low i/p


PST	CLR	Q
1	0	0
0	1	1
1	1	FF works normally
0	0	X

active high i/p

PST	CLR	Q
1	0	1
0	1	0
1	1	X
0	0	FF works normally

MOD-6 Ripple Counter =

$N \leq 2^n \rightarrow$ no. of flip flops.



Table

CLK	Q ₂	Q ₁	Q ₀
→ 0	0	0	0 → 0
↓ 1	0	0	1 → 1
↓ 2	0	1	0 → 2
↓ 3	0	1	1 → 3
↓ 4	1	0	0 → 4 ✓
↓ 5	1	0	1 → 5 ✓
↓ 6	1	1	0 → 6
↓ 7	1	1	1 → 7

000 }
101 } CLR = 1

110 }
111 } CLR = 0

CLR

Q ₂	Q ₁	Q ₀	CLR
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	X


$$\begin{aligned} \text{CLR} &= \overline{Q_2} + \overline{Q_1} \\ &= \overline{Q_2 \cdot Q_1} \end{aligned}$$

Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


Count from 001 to 100.

1 → 2 → 3
←

MOD-3 Up Counter



CLK	Q_2	Q_1	Q_0
0	0	1	1
1	1	1	0
2	1	0	1
3	1	0	0
4	0	1	1
5	0	1	0
6	0	0	1
7	0	0	0
8	1	1	1



Count 7 → 6 → 5 → 4 → 3 →

MOD-5 Down Counter.

MOD-9 Ripple Counter

→ Up counter $N \leq 2^n$
 $9 \leq 2^n = 2^4$

4-FFs


CLK	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
...
15	1	1	1	1

CLR

$Q_3 Q_2$	00	01	11	10
00	1 ₀	1 ₁	1 ₃	1 ₂
01	1 ₄	1 ₅	1 ₇	1 ₆
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄
10	1 ₈	0 ₉	X ₁₁	X ₁₀

$$CLR = \overline{Q_3} + \overline{Q_0}$$

$$= \overline{Q_3 Q_0}$$



MOD-10 Ripple Counter

Down counter
 $10 \leq 2^n = 2^4$


4-FFs

CLK	Q_3	Q_2	Q_1	Q_0	
0	1	1	1	1	15
1	1	1	1	0	14
2	1	1	0	1	13
3	1	1	0	0	12
4	1	0	1	1	11
5	1	0	1	0	10
6	1	0	0	1	9
7	1	0	0	0	8
8	0	1	1	1	7
9	0	1	1	0	6
10	0	1	0	1	5
11	0	1	0	0	4
12	0	0	1	1	3
13	0	0	1	0	2
14	0	0	0	1	1
15	0	0	0	0	0

CLR

$Q_3 Q_2$	00	01	11	10
00	X ₀	X ₁	X ₃	X ₂
01	X ₄	0 ₅	1 ₇	1 ₆
11	1 ₁₂	1 ₁₃	1 ₁₅	1 ₁₄
10	1 ₈	1 ₉	1 ₁₁	1 ₁₀

$$CLR = Q_3 + Q_1 = \overline{Q_3 Q_1}$$



(Decade counter)

(Divide by 10 counter)

• BCD Ripple Counter — (always up counting)

MOD-10 ^{up}Ripple Counter
(OR)

Decade Counter
(OR)

Divisible by 10 Ripple Counter.
(OR)


BCD Ripple counter.

CLK	A	B	C	D	CLR
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	0
:	:	:	:	:	:

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	X	X	X

$$\text{CLR} = \overline{A} + \overline{B}$$

$$= \overline{AB}$$



• UP/Down Ripple Counter =


① 2-bit UP/Down Ripple Counter =

$$n=2 \rightarrow N \leq 2^n$$

$$N=4$$


$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3$$

$$3 \rightarrow 2 \rightarrow 1 \rightarrow 0$$





When, $M=1$, ~~Q0 will be~~ Output of Q_0 will be the clock of second flip-flop. (UP counting)

$M=0$, output of \bar{Q}_0 will be the clock of second FF. (Down counting)



$$Y = Q_0 \bar{M} + M \bar{Q}_0$$

N (Same function)




$M=0$, UP counting.

$M=1$, Down counting.


(II) 3-bit Ripple Up/Down Counters —

$$n=3, N=2^3=8$$



When, $M=0$ (Down counting)
 $M=1$ (Up counting).

• Cascading of Ripple Counters —



$$f \rightarrow \boxed{\text{MOD-MN}} \rightarrow f/MN.$$

Example—

$$(i) f \rightarrow \boxed{\text{MOD-10}} \rightarrow \boxed{\text{MOD-4}} \rightarrow \equiv f \rightarrow \boxed{\text{MOD-40}} \rightarrow f/40$$

$$(ii) f \rightarrow \boxed{\text{MOD-6}} \rightarrow \boxed{\text{MOD-10}} \rightarrow \equiv f \rightarrow \boxed{\text{MOD-60}} \rightarrow f/60$$

• Drawback of Ripple counter or Asynchronous Counter —

→ Low speed counters.

If no of FF - n then, Max ^{delay} ~~prop delay~~ = $n t_{pd}$.

$t_{pd} \Rightarrow$ Propagation delay of '1' FF.


→ If the propagation delay is large compare to clock period, then counter may skip a state.

EX-

$$T_{CLK} = 1 \mu\text{sec}$$

$$t_{pd} = 0.5 \mu\text{sec}$$

↓
propagation delay.



TCV

$$T_{CLK} = 1 \mu\text{sec}, t_{pd} = 3 * t_{pd} = 3 * 0.5$$

$$= 1.5$$

$$T_{CLK} < t_{pd}$$

CLK	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

** for avoid this problem =

t_{pd} = pro delay of FF

$$T_{CLK} \gg n * t_{pd}$$

n = no. of FF.

$$\frac{1}{f_{CLK}} \gg n * t_{pd} \Rightarrow f_{CLK} \leq \frac{1}{n * t_{pd}}$$

• Synchronous Counters

• Required steps to design Synchronous Counter —

- No. of FFs required. — $n=2, N \leq 2^n = 4$
- state diagram. — $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$
- choice of FF & excitation table of FF.
- minimal expressions for the excitations.
- Draw the logic diagram


• Design of a Synchronous 2-bit Up Counter —

$$n = 2 \text{ (no. of FF)} \quad N \leq 2^n$$

$$N \leq 4 \quad 0 \rightarrow 1 \rightarrow 2 \rightarrow 3$$

(i) no. of FF required = 2.

(ii)



state diagram.

(iii) D-FF

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

(iv)

CLK	PS Q_1, Q_0	NS Q_1, Q_0	D_1	D_0	required excitation
1	0 0	0 1	0	1	
2	0 1	1 0	1	0	
3	1 0	1 1	1	1	
4	1 1	0 0	0	0	

$$D_1 = a_1 \bar{a}_0 + a_0 \bar{a}_1 = a_0 \oplus a_1$$


$$a_1 \backslash a_0$$

0	0	1
1	1	0

$$D_2 = \bar{a}_0$$

$$a_1 \backslash a_0$$

0	1	0
1	1	0



total propagation delay = t_{pd}

	FS $a_1 a_0$	M.S $s_1 s_0$
CLK1	0 0	0 1
CLK2	0 1	1 0
CLK3	1 0	1 1
CLK4	1 1	0 0


Step-5:

Draw the logic diagram -

$$J_0 = K_0 = 1$$

$$J_1 = K_1 = Q_0$$

CLK \rightarrow -ve edge triggering.



Max propagation delay = t_{pd}


(prop delay of 1-FF)

	P.S Q_1, Q_0	N.S Q_1, Q_0
\downarrow CLK1	0 0	0 1
\downarrow CLK2	0 1	1 0
\downarrow CLK3	1 0	1 1
\downarrow CLK4	1 1	0 0

• 2-bit Synchronous Up Counter using T-FF :

Step-1: $n = 2$ $2^n = 4$

Step-2:



Step-3: T-FF

excitation table of T-FF

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0


Step-(4)°

	P.S		N.S		Required excitation	
CLK	Q_0	Q_1	Q_0	Q_1	T_0	T_1
CLK'	0	0	0	1	0	1
2	0	1	1	0	1	1
3	1	0	1	1	0	1
4	1	1	0	0	1	1

T_0	Q_1	
Q_0	0	1
0	0	1
1	0	1

$T_1 = 1$
 $T_0 = Q_1$


Step-(5)° Draw the Diagram -



	P.S		N.S	
CLK	Q_0	Q_1	Q_0	Q_1
1	0	0	0	1
2	0	1	1	0
3	1	0	1	1
4	1	1	0	0

• 2-bit Synchronous Down Counter —

1) $n=2$



(3) JK-FF


excitation table.

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(4)

	P.S		N.S			
CLK	Q_0	Q_1	Q_0	Q_1	J_0, K_0	J_1, K_1
1	0	0	1	1	1, X	1, X
2	1	1	1	0	0, X	X, 1
3	1	0	0	1	X, 1	1, X
4	0	1	0	0	X, 0	X, 1

(5) Diagram +




$$J_0 = \overline{Q_1}$$

$$J_1 = 1$$

$$K_0 = \overline{Q_1}$$

$$K_1 = 1$$

(5)



Verification =

	D.S		N.S	
CLK	Q ₀	Q ₁	Q ₀	Q ₁
1	0	0	1	1
2	1	1	1	0
3	1	0	0	1
4	0	1	0	0


• 3-bit synchronous up counter

OR

MOD-8 Synchronous up counter.

(1) $n = 3(\text{FF}), N = 2^3 = 8 \text{ (state)}$

(2) state diagram



(3) choice FF & excitation table = (T-FF)

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(4) Minimay expressions for excitations =

CLK	P.s			N.s			Required excitation		
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0
1	0	0	0	0	0	1	0	0	1
2	0	0	1	0	1	0	0	1	1
3	0	1	0	0	1	1	0	0	1
4	0	1	1	1	0	0	1	1	1
5	1	0	0	1	0	1	0	0	1
6	1	0	1	1	1	0	0	1	1
7	1	1	0	1	1	1	0	0	1
8	1	1	1	0	0	0	1	1	1


T_2	Q_2	$Q_1 Q_0$	00	01	11	10
0	0	0	0	0	1	0
1	0	0	0	0	1	0

$$T_2 = Q_1 Q_0$$

T_1	Q_2	$Q_1 Q_0$	00	01	11	10
0	0	0	0	1	1	0
1	0	0	0	1	1	0

$$T_1 = Q_0$$

$$T_0 = 1$$

(5) Draw Diagram =

3 bit synchronous up counter.

verification

CLK	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0
1	0	0	0	0	0	1
2	0	0	1	0	1	0
3	0	1	0	0	1	1
4	0	1	1	1	0	0
5	1	0	0	1	0	1
6	1	0	1	1	1	0
7	1	1	0	1	1	1
8	1	1	1	0	0	0


• 3-bit synchronous Down Counter \equiv
(or)

MOD-8 synchronous Down Counter

(1) $n=3$, $N=2^3=8$

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

(3)



8 \rightarrow 7 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2 \rightarrow 1

(3) choice flip-flop & excitation table -
D-FF

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

④ minimal expressions for excitations =

* Careful when design K-map in case of down counting


CLK	Q_2 Q_1 Q_0	Q_2 Q_1 Q_0	D_2	D_1	D_0
1	0 0 0	1 1 1	1	1	1
2	1 1 1	1 0 0	1	1	0
3	1 1 0	1 0 1	1	0	1
4	1 0 1	1 0 0	1	0	0
5	1 0 0	0 1 1	0	1	1
6	0 1 1	0 1 0	0	1	0
7	0 1 0	0 0 1	0	0	1
8	0 0 1	0 0 0	0	0	0

D_2					D_1					D_0				
Q_2	Q_1	Q_0			Q_2	Q_1	Q_0			Q_2	Q_1	Q_0		
0	00	01	11	10	0	00	01	11	10	0	00	01	11	10
1	0	1	0	1	1	1	0	1	0	1	1	0	1	0

$$D_2 = \overline{Q_2} \overline{Q_1} \overline{Q_0} + Q_2 Q_0 + Q_2 Q_1 \quad D_1 = \overline{Q_1} \overline{Q_0} + Q_1 Q_0 \quad D_0 = \overline{Q_0}$$

$$= Q_1 \oplus Q_0$$

⑤ Draw the Logic Diagram =



verification -


CLK	Q_2, Q_1, Q_0	Q_2, Q_1, Q_0
1	0 0 0	1 1 1
2	1 1 1	0 1 0
3	1 1 0	1 0 1
4	1 0 1	1 0 0
5	1 0 0	0 1 1
6	0 1 1	0 1 0
7	0 1 0	0 0 1
8	0 0 1	0 0 0

• 3-bit Synchronous Down Counter using JK-FF :

$0 \rightarrow 7 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2 \rightarrow 1$

(i) $n = 3$ $N = 2^3 = 8$ (MOD-8 synchronous down counter.)

(ii) state diagram -



(iii) JK-FF & excitation table.

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(iv)

CLK	δ_2	δ_1	δ_0	$\delta_2 \delta_1 \delta_0$	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	1 1 1	1	X	1	X	1	X
2	1	1	1	1 1 0	X	0	X	0	X	0 1
3	1	1	0	1 0 1	X	0	X	1 0	1	X
4	1	0	1	1 0 0	X	0	0	X	X	0 1
5	1	0	0	0 1 1	X	0 1	1	X	1	X
6	0	1	1	0 1 0	0	X	X	0	X	0 1
7	0	1	0	0 0 1	0	X	X	1 0	1	X
8	0	0	1	0 0 0	0	X	0	X	X	1

Q2 $J_0 = K_0 = 1$

J1

δ_2	$\delta_1 \delta_0$	00	01	11	10
0	1	1	0	X	X
1	1	0	X	X	X

$J_1 = \bar{\delta}_0$

K1

δ_2	$\delta_1 \delta_0$	00	01	11	10
0	X	X	0	1	
1	X	X	0	1	

$K_1 = \bar{\delta}_0$

J2

δ_2	$\delta_1 \delta_0$	00	01	11	10
0	1	0	0	0	0
1	X	X	X	X	X


$J_2 = \bar{\delta}_1 \bar{\delta}_0$

K₂

δ_2	$\delta_1 \delta_0$	00	01	11	10
0	X	X	X	X	
1	1	0	0	0	

$K_2 = \bar{\delta}_1 \bar{\delta}_0$

(v) Logic Diagram =



to get
→ we use JK-FF and T-FF for simple circuit.


(work)

• Mo Design of a MODULUS-10 synchronous up counter =

(i) $n=4$, $N=2^4=16$

$$N \leq 2^n$$

$$10 \leq 2^4$$



Decade counter

(or) BCD Counter.

(iii) T-FF & excitation table =

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(iv) CLK	P.S				N.S				T_3	T_2	T_1	T_0
	Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0				
1	0	0	0	0	0	0	0	1	0	0	0	1
2	0	0	0	1	0	0	1	0	0	0	1	1
3	0	0	1	0	0	0	1	1	0	0	0	1
4	0	0	1	1	0	1	0	0	0	1	1	1
5	0	1	0	0	0	1	0	1	0	0	0	1
6	0	1	0	1	0	1	1	0	0	0	1	1
7	0	1	1	0	0	1	1	1	0	0	0	1
8	0	1	1	1	1	0	0	0	1	1	1	1
9	1	0	0	0	1	0	0	1	0	0	0	1
10	1	0	0	1	0	0	0	0	1	0	0	1

Q. 11

$T_0 = 1$

$$T_1 =$$

$Q_3 Q_2$ \ $Q_1 Q_0$	00	01	10	11
00	0	1	1	0
01	0	1	1	0
10	X	X	X	X
11	0	0	X	X

$T_1 = \bar{Q}_3 Q_0$

$$T_2 =$$


$Q_3 Q_2$ \ $Q_1 Q_0$	00	01	10	11
00	0	0	1	0
01	0	0	1	0
10	X	X	X	X
11	0	0	X	X

$T_2 = Q_1 Q_0$


$$T_3 =$$

$Q_3 Q_2$ \ $Q_1 Q_0$	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	X	X	X	X
10	0	1	X	X

$T_3 = Q_2 Q_1 Q_0 + Q_3 Q_0$

(V) logic diagram

(1) $n \leq 2^n$, $n=3$, $6 \leq 2^3$



(4)	CLK	P.C			N.S			J_2, K_2		J_1, K_1		J_0, K_0	
		Q_2	Q_1	Q_0	Q_2	Q_1	Q_0						
1		0	0	0	1	0	1	1	X	0	X	1	X
2		1	0	1	1	0	0	X	0	0	X	X	1
3		1	0	0	0	0	1	X	0	0	0	1	X
4		0	0	1	0	0	0	0	X	0	0	X	1
5		0	0	0	0	0	1	0	X	0	0	1	X
6		0	0	1	0	0	0	0	X	0	0	X	1

$\gamma_1 =$

	θ_0	θ_1	θ_2	θ_3
θ_0	(1)	X	X	X
θ_1		0	X	X

$\gamma_1 = \theta_0$

$J_2 = \begin{matrix} & \delta_2 & \delta_1 & \delta_0 \\ \delta_2 & 00 & 01 & 11 & 10 \\ 0 & \boxed{1} & \boxed{\otimes} & \boxed{\otimes} & \boxed{\otimes} \\ 1 & \boxed{\otimes} & \boxed{\otimes} & \boxed{\otimes} & \boxed{\otimes} \end{matrix}$
 $J_2 = \overline{000} \delta_1 / \delta_0$


$\theta_2 \backslash \theta_1 \theta_0$
 $K_1 =$

	00	01	11	10
0	X	X	01	X
1	X	X	01	01

 $K_1 = \overline{\theta_2} \overline{\theta_1} \theta_0 + \overline{\theta_2} \theta_1 \theta_0$

$k_2 = \begin{matrix} & \text{00} & \text{01} & \text{11} & \text{10} \\ \text{0} & \text{X} & \text{X} & \text{X} & \text{X} \\ \text{1} & \text{X} & \text{X} & \text{X} & \text{X} \end{matrix}$

(5)




MOD-6 synchronous Down Counter.

→ MOD-6 upcount synchronous Up counter is self starting.

• Design a counter that goes through states 0, 3, 5, 2, 0.

(I) no. of FFS $n=3$.



(III) choice of FF & excitation flipflop -

T-FF	Q_n	Q_{n+1}	T
	0	0	0
	0	1	1
	1	0	1
	1	1	0

	P.S.	N.S.	required excitation		
CLK	Q_2 Q_1 Q_0	Q_2 Q_1 Q_0	T_2	T_1	T_0
1	0 0 0	0 1 1	0	1	1
2	0 1 1	1 0 1	1	1	0
3	1 0 1	1 1 0	0	1	1
4	1 1 0	0 0 0	1	1	0

(iv) minimum expression =

$$T_2 = \bar{Q}_1$$

Q_2	$Q_1 Q_0$			
	00	01	11	10
0	0	X	1	X
1	X	0	X	1


$$T_0 = \bar{Q}_1$$

$$T_1 = 1$$

Q_2	$Q_1 Q_0$			
	00	01	11	10
0	1	X	1	X
1	X	1	X	1

Q_2	$Q_1 Q_0$			
	00	01	11	10
0	1	X	0	X
1	X	1	X	0

(v)



CLK	P.S			N.S			$Q_1 = 1$		
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0
1	0	0	1	0	1	0	0	1	1
2	0	1	0	0	0	0	1	1	0
3	1	0	0	1	1	1	0	1	1
4	1	1	1	0	0	1	1	1	0

1 → 2 → 4 → 7


↑ → Lock out problem

to solve this problem =

Q_2	Q_1	Q_0	CLR
0	0	1	1
0	1	0	1
1	0	0	1
1	1	1	1

Q_2	$Q_1 Q_0$			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\Sigma(1, 2, 4, 7) = Q_2 \oplus Q_1 \oplus Q_0$$




When (1, 2, 4, 7) any of them will come
Counter will be CLR. (000).

~~See lecture~~

Q=1988

(Q3)

The circuit shown below is a



- ☒ (a) JK-FF ☒ (b) Johnson's counter
☒ (c) RS-FF ☒ (d) None of the above.

→ ** [it is not FF because it have not any clock]
 [if it is not FF, then it can't be counter]

Q=1990

(Q4)

A 4-bit modulo-16 ripple counter uses a JK-FF. If the propagation delay of each FF is 50 ns. The max clock frequency that can be used is equal to:

- ☒ (a) 20 MHz ☒ (c) 5 MHz
☐ (b) 10 MHz ☐ (d) 4 MHz

→ t_{pd} of one FF is = 50 ns

** $T_{clk} \geq n t_{pd}$

** $f = \frac{1}{T_{clk}}$
 $= \frac{1}{4 \times 50 \times 10^{-9}}$
 $= \frac{10^9}{200} = \frac{10^7}{2}$
 $= 5 \times 10^6$
 $= 5 \text{ MHz}$

Q=1991

(Q5)

An S-R-FF can be connected in a T-FF by connecting to R to Q & S to \bar{Q} .

S:R → T

Qn	T	Qn+1	S	R
0	0	0	0	0
0	1	1	1	0
1	0	0	0	1
1	1	1	1	0

T	Qn	Qn+1
0	0	0
0	1	1
1	0	1
1	1	0

$S = \bar{Q} \cdot T$ $R = Q \cdot T$

Q=1992

Q6 A pulse train with a freq of 1 MHz is counted using a modulo-1024 ripple counter built with JK-FF. For proper operation of the counter, the max permissible prop delay per FF stage is 100 nsec.

$$\rightarrow \text{max } t_{pd} = ?$$

$$T_{CLK} = n \times t_{pd}$$

$$t_{pd} = \frac{T_{CLK}}{n}$$

$$= \frac{10^{-6}}{10}$$

$$= 10^{-7} \text{ sec}$$

$$= 100 \times 10^{-9} \text{ sec}$$

$$= 100 \text{ nsec}$$

$$f_{req} = 1 \text{ MHz}$$

$$T_{CLK} = \frac{1}{f_{CLK}}$$

$$= \frac{1}{10^6}$$

$$= 10^{-6} \text{ sec}$$


MOD-1024 ripple

$$N = 2^{10} = 1024$$

$$n = 10$$

Q7 In a JK-FF we have $J = \bar{Q}$, $K = 1$.


Assuming the FF was initially cleared & then clocked for 6 pulses, sequence at the Q o/p will be



clk	Q
1	1
2	0
3	1
4	0
5	1
6	0

Q2 = 17/18

Q8 Fig shows a Mod-K counter, Here K = ?



(a) 1 (b) 2 (c) 3 (d) 4

→ $n=2$

$$N \leq 2^n$$


$$N \leq 2^2 = 4$$

$$N \leq 4$$

CLK	P.S $Q_1 Q_0$	N.S $\bar{Q}_1 \bar{Q}_0$	$J_1 K_1$	$J_0 K_0$
1	0 0	1 1	0 1	1 1
2	0 1	1 0	1 1	1 1
3	1 0	0 1	0 1	0 1
4	1 1	0 0	—	—

Q2 = 17/18

Q9



$A=1, B=1$, the i/p 'B' is now replaced by a sequence 101010.

The o/p x & y will be -

A	B	x	y
1	1	0	1
1	0	0	1
1	1	0	1
1	0	0	1
1	1	0	1
1	0	0	1


$$x=0$$

$$y=1$$

g → 2007

(Q₁₀)

For the circuit shown, the counter state (Q_1, Q_0) follows the sequence -



(a) 00, 01, 10, 11, 00

(b) 00, 01, 10, 00, 01

(c) 00, 01, 11, 00, 01


(d) 00, 10, 11, 00, 10

		P.S		N.S			
	CLK	Q ₁	Q ₀	Q ₁	Q ₀	D ₁	D ₀
→	1	0	0	0	1	0	1
	2	0	1	1	0	1	0
	3	1	0	0	0	0	0
	4	0	0	0	1	0	1
	5	0	1	1	0	1	0


g → 2008

(Q₁₁)


For each of the +ve edge triggered JK-FF used in the following fig, the propagation delay is ΔT .



CLK




Draw the o/p wave from form at Q_1



Q-2008

Q12 For the circuit shown in the fig, D has a transition from 0 to 1 after CLK changes from 1 to 0. Assume gate delays are negligible.




Which of the following statement is true?

- (A) Q goes to 1 at the clock transition & stays at '1'
- (B) Q goes to 0 " " " " '0'
- (C) Q goes to 1 " " " goes to 0 when D goes to 1
- (D) Q goes to 0 " " " goes to 1 when D goes to 1

Q-2011

Q13 When the o/p y in the circuit below is '1', it implies Data has



- (A) changed from 0 to 1
- (B) changed " 1 to 0
- (C) changed in either direction
- (D) not changed

Q.14

(S.14) Two D-FFs are connected as a synchronous counter that goes through the following $B_2 B_1$ sequence $00 \rightarrow 11 \rightarrow 01 \rightarrow 10 \rightarrow 00 \rightarrow \dots$. The connections to the i/p's D_A & D_B are —

(a) $D_A = B_2$, $D_B = B_1$

(b) $D_A = \bar{B}_1$, $D_B = \bar{B}_2$

(c) $D_A = (B_1 \oplus B_2)$, $D_B = B_1$

(d) $D_A = (B_1 \odot B_2)$, $D_B = \bar{B}_2$

CLK	B_2		B_1		D_B	D_A
	B_2	B_1	B_2	B_1		
1	0	0	1	1	0	1
2	1	1	0	1	0	1
3	0	1	1	0	1	0
4	1	0	0	0	0	0

D_B	B_2	B_1
0	0	0
1	1	0

D_B	B_2	B_1
0	1	0
1	0	0

$D_B = \bar{B}_2$

$D_B = B_1$ / $(B_2 = B_1)$

D_A	B_2	B_1
0	0	0
1	1	0


$D_A = B_1$ or $D_A = \bar{B}_2 \bar{B}_1 + B_1 B_2 = B_1$

$D_A = \bar{B}_1 \odot \bar{B}_2$

9-2015

(Q15)

A MOD- n Counter using a synchronous binary up-counter with synchronous clear i/p is shown in the fig. The value of n is —



→ QA QB QC QD
0 1 1 0 → 6


0 → 1 → 2 → 3 → 4 → 5 → 6

MOD-7 Counter

9-2015

(Q16)

A 3-bit pseudo random number generator is shown. Initially the value of i/p $y = y_2 y_1 y_0$ is set to 111. The value of i/p y after 3 clock cycles.




→ CLK	P.S Q ₂ Q ₁ Q ₀	N.S Q ₂ Q ₁ Q ₀	Q ₂ ⊕ Q ₀ D ₂	Q ₂ D ₁	Q ₁ D ₀
1	1 1 1	0 1 1	0	1	1
2	0 1 1	0 0 1	0	0	1
3	0 0 1	1 0 0	1	0	0

$y =$

$$1 \text{ GHz} = 10^9$$

$$10^{-9} \text{ sec} = 1 \text{ nsec}$$

- 814 For a circuit shown in the fig, The delay of the bubbled NAND gate is 2ns & that of the counter is assumed to be zero.



If the clock freq. is 1 GHz, then the counter behaves as a -

- (a) Mod-5 counter
(b) " - 6 "
(c) " - 7 "
(d) " - 8 "

$$\rightarrow f_{CLK} = 1 \text{ GHz} \\ = 10^9 \text{ sec}$$

$$T_{CLK} = \frac{1}{10^9 \text{ sec}} = 10^{-9} \text{ sec} = 1 \text{ ns}$$

$$N \leq 2^n \leq 2^3$$

$$N=8$$

$$Q_2 \ Q_1 \ Q_0 \\ 1 \ 1 \ 0 \rightarrow 6 + 2 \rightarrow 8$$

~~Mod-8 counter~~
Mod-8

• REGISTERS :

→ A Flip-Flop can store 1-bit of binary information.



→ A Register is a group of flip-flops which can store a group of binary information.

→ n-bit register, consists of n, no. of FFs, it can store n-bit of binary information.

→ 4-bit register, 8 bit register.
A, B, ... E, F

• 4-bit register :

→ generally D-FF are use in register.



A	B	C	D
1	0	1	0
(MSB)			(LSB)

operation =

(1) $CLR = 0$, $R = 0$

Q_A Q_B Q_C Q_D
 0 0 0 0

(2)

$I_3 = 1$

$I_2 = 1$


$I_1 = 0$

$I_0 = 0$

$D_3 = 1, D_2 = 1, D_1 = 0, D_0 = 0$

When we apply a CLK

Q_A Q_B Q_C Q_D
 CLK-1 → 1 1 0 0



$Load = 0 \rightarrow$ The o/p of register will remain same


$Load = 1 \rightarrow$ The Data which is available at the i/p of the D-FF will be transferred.

→ This Load can be


- Synchronous
 - (Load ↑, CLK ↑)
- Asynchronous
 - Load ↑
 - (It will not depend on the CLK)

Load = 0 \rightarrow same O/p.


Load = 1 \rightarrow Load new information.



$$O/p = I_0 \bar{Load} + I_1 Load$$



• Registers with parallel Load



Load = 0 \rightarrow 2, 4, 6, 8 AND gates (Enables) will be ON

1, 3, 5, 7 \rightarrow OFF Disable

Load = 1 \rightarrow 1, 3, 5, 7 \rightarrow (enable)

2, 4, 6, 8 \rightarrow (Disable)

✓ (clear understanding)



• Applications of Registers =

→ Will be used as a general purpose registers in μ ps microprocessors.

8085, 8086

A, B, C, ... E, F, G

8-bit registers



• Shift registers:


Types of shift registers =




- Serial-in serial-out (SISO) shift register.
- Serial-in parallel-out (SIPO) shift register.
- Parallel-in serial out (PIPO) shift register.
- Parallel-in parallel out (PIPO) shift register.

(1) SISO shift register =


(a)




(b)




(2) SISO shift register =



(3) DIPO shift register =




(4) PIPO shift Register =





(5) Bidirectional shift register =

SISO, shift-left, shift-right.




(6) Rotate right shift register = (7) rotate-left shift reg =



- Serial In Serial Out (SISO) shift register =

(a) Shift-Right:



store $Q_3 \ Q_2 \ Q_1 \ Q_0$
 $\begin{matrix} \text{MSB} & 1 & 0 & 1 & 0 & \text{LSB} \end{matrix}$
 \rightarrow

Operation:

In	CLK	Data In	Q_3	Q_2	Q_1	Q_0
Initially	-	-	0	0	0	0
1	0	0	0	0	0	0
2	1	1	1	0	0	0
3	0	0	0	1	0	0
4	1	1	1	0	1	0


↑ stored data.

out	CLK	Data In	Q_3	Q_2	Q_1	Q_0	serial out pul.
Initially	-	-	1	0	1	0	0 (LSB)
5	0	0	0	1	0	1	1
6	0	0	0	0	1	0	0
7	0	0	0	0	0	1	1 (MSB)

→ takes '7' CLK pulses required to store the data serially & taken out serially.

→ If n -bit shift reg SISO
 $(2n-1) \rightarrow$ clock pulses required.

(b) Shift Left



Store 1010 → MSB → LSB
Operation =

CLK	Q ₃	Q ₂	Q ₁	Q ₀	In
Initially	0	0	0	0	-
1	0	0	0	1	1
2	0	0	1	0	0
3	0	1	0	1	1
4	1	0	1	0	0


Stored data

out put	CLK	Q ₃	Q ₂	Q ₁	Q ₀	In
1	Initially	1	0	1	0	0
0	1	0	1	0	0	0
1	2	1	0	0	0	0
0	3	0	0	0	0	0

→ Total - 7 CLK pulses required to complete the operation




$$T_{CLK} = 1 \mu s$$



→ SISO → Time delay application (used digital signal processing)

• 4-Bit SIPO (Serial In Parallel Out) shift register =



Store 1011 → LCB
MSB


Operation

CLK	Data-In	Q ₃	Q ₂	Q ₁	Q ₀
Initially	—	0	0	0	0
1	1 →	1	0	0	0
2	1 →	1	1	0	0
3	0 →	0	1	1	0
4	1 →	1	0	1	1

store


→ After 4 CLK pulses the data is available.

Application of SIPO shift-register =



✓ → serial to parallel conversion of data.

• PIPO (parallel in parallel out) shift - Register =




also called
 ↓
 Register / Storage register / Buffer register.

CLK	I ₃	I ₂	I ₁	I ₀	Q ₃	Q ₂	Q ₁	Q ₀
initially					0	0	0	0
1	1	1	0	0	1	1	0	0


(shifting is not happening in this reg.)


• PIPO (parallel in serial out) shift - register =




shift/Load = 0 → parallel data will be loaded into the Register.

shift/Load = 1 → The Data will be shifted towards Right side.





• 4-bit PISO shift register — (Store 1100)



Operation =		MSB 1100 LSB				serial output
CLK	shift/load	parallel-data				
		I_3	I_2	I_1	I_0	$Q_3 Q_2 Q_1 Q_0$
initially	0 -	-				0 0 0 0
↑ (1)	0	1	1	0	0	1 1 0 0
↑ (2)	1	1	1	0	0	1 1 0 0
↑ (3)	1	1	1	0	0	1 1 0 0
↑ (4)	1	1	1	0	0	1 1 0 0

Total 4-clock pulses required to complete the operation. (loading & shifting)


When, $\text{shift/load} = 0$, (2, 4, 6) AND gate are enable.
 (1, 3, 5) " " are disable.
 $\text{shift/load} = 1$, (1, 3, 5) AND gate are enable.
 (2, 4, 6) AND gate are disable.

• Application =

→ parallel-to-serial conversion.



→ used in microprocessors (8085, 8086).

• Bidirectional Shift Register =




→ $R/L = 0$ → Left-shift

→ $R/L = 1$ → Right-shift



MSB 1 0 1 LSB



Scanned by CamScanner


• Universal shift registers =

→ A Register capable of shifting in one direction only is a unidirectional shift register.

→ A Register that can shift in both directions is a bidirectional shift register.


→ If the register has both shifts and parallel load capabilities, it is referred to as a universal shift register.

• Block diagram of 4-bit Universal shift register =




• function table —

S ₁	S ₀	Register operation
0	0	No change
0	1	shift right left
1	0	shift left Right
1	1	Parallel load.




4-Bit Universal Shift Register



Shift Register Counters

- Ring counter.
- Johnson Counter (twisted ring counter)

Ring Counter



3-bit Ring Counter

$P=0, Q=1$
 $CLR=0, Q=0$

operation =

CLK	Q_2	Q_1	Q_0
Initially	0	0	1
$\uparrow(1)$	1	0	0
$\uparrow(2)$	0	1	0
$\uparrow(3)$	0	0	1


CLK	Q_2	Q_1	Q_0
Initially	1	0	0
$\uparrow(1)$	0	1	0
$\uparrow(2)$	0	0	1
$\uparrow(3)$	1	0	0

It counts 3 clock pulses.

It counts 3 CLK pulses.

**
→ An n bit Ring Counter counts n-clock pulses.

Ring counter using JK-FF =



operation =


CLK	Q_2	Q_1	Q_0
Initially	1	1	0
$\downarrow(1)$	0	1	1
$\downarrow(2)$	1	0	1
$\downarrow(3)$	1	1	0

It counts 3 CLK pulses.

Application

→ pseudo random sequence generator.
(use in)

Johnson's Ring Counter (Twisted Ring counter) =



operation =

CLK	\bar{Q}_0	Q_2	Q_1	Q_0
Initially		0	0	0
(1)	1	1	0	0
(2)	1	1	1	0
(3)	1	1	1	1
(4)	0	0	1	1
(5)	0	0	0	1
(6)	0	0	0	0

→ A 3-bit Twisted Ring counter can count 6 - clk pulses.


** **
→ An n -bit Twisted Ring counter can count $2n$ - cp.

→ n -bit Ripple Counter $\left| \begin{array}{l} \text{frequency division} \\ = \frac{f}{2^n} \end{array} \right|$

→ " Ring counter $= \frac{f}{n}$


→ " Johnson's counter $= \frac{f}{2n}$

• Twisted Ring Counter using JK-FF =



→ It can count 2^n clock pulses.

• 3-bit SISO Shift Register using JK-FF =



$$J = D$$

$$K = \bar{D}$$