# Grdinary Thinking

# **Objective Questions**

[BHU 2000]


[DCE 1997]

[RPET 1996]

	Solids and							
	The nature of binding for a cry							
	positive and negative ions is (a) Covalent	•	<b>E PMT 2000]</b> Metallic					
	(a) Covalent (c) Dipolar	( )	lonic					
		( )						
	For a crystal system, $a = b = c$ , $a = b$	x = p = (b)						
	<ul><li>(a) Tetragonal system</li><li>(c) Orthorhombic system</li></ul>	(d)	Cubic system Rhombohedral system					
	Biaxial crystal among the follow	. ,	[Pb. CET 1998]					
	(a) Calcite	(b)	Quartz					
	(c) Selenite	(d)	Tourmaline					
	The temperature coefficient of r	esistan	ce of a conductor is					
	[AFMC 1998]							
	(a) Positive always	(b)	Negative always					
	(c) Zero	(d)	Infinite					
	Potassium has a <i>bcc</i> structure w	vith ne	arest neighbour distance 4.525					
	$ m {\it A}$ . Its molecular weight is 39. Its	$\mathring{A}$ . Its molecular weight is 39. Its density in $kg/m$ is						
	(a) 900	(b)	494					
	(c) 602	(d)	802					
	The expected energy of the elect	trons a	t absolute zero is called					
	(a) Fermi energy	(b)	Emission energy					
	(c) Work function	(d)	Potential energy					
	In a triclinic crystal system		[EAMCET (Med.) 1995]					
	(a) $a \neq b \neq c$ , $\alpha \neq \beta \neq \gamma$	(b)	$a = b = c$ , $\alpha \neq \beta \neq \gamma$					
	(c) $a \neq b \neq c$ , $\alpha \neq \beta = \gamma$	(d)	$a = b \neq c$ , $\alpha = \beta = \gamma$					
	Metallic solids are always opaqu	e beca	use [AFMC 1994]					
	(a) Solids effect the incident li	ght						
	(b) Incident light is readily abs	orbed	by the free electron in a metal					
	(c) Incident light is scattered b	ov solid	l molecules					
	(d) Energy band traps the inci-	5						
	In which of the following ionic l							
			[EAMCET (Med.) 1994]					
	(a) NaCl	(b)	• • • •					
	(c) Si	(d)	Ge					
•	Which of the following material	s is no	n crystalline					
	( ) -	<i>(</i> <b>-</b> ).	[CBSE PMT 1993]					
	<ul><li>(a) Copper</li><li>(c) Wood</li></ul>	(b) (d)						

1.	The coordination number of	Cu is	[AMU 1992]				
	(a) 1	(b)	6				
	(c) 8	(d)	12		(a) Zero	(b)	$ke^2/a^2$
2.	Which one of the following is	the weal	kest kind of bonding in solids[ <b>CBS</b>	E PMT 19			
	(a) lonic	(b)	Metallic		(c) $ke^2a^2$	(d)	Data is incomplete
	(c) Vander Waals	(d)	Covalent	23.			If the distance between two
3.	In a crystal, the atoms are loc	ated at tl	ne position of		nearest atoms is 3.7 Å, t	hen its lattice	
			[AMU 1985]				[Pb. PET 2002
	(a) Maximum potential ener	gy			(a) 4.8 Å	(b)	4.3 Å
	(b) Minimum potential energy	gy			(c) 3.9 Å	(d)	3.3 Å
	(c) Zero potential energy			24.	Which of the following is	s an amorpho	us solid
	(d) Infinite potential energy						[AIIMS 2005; J & K CET 2004
ŀ.	Crystal structure of $NaCl$ is		[NCERT 1982]		(a) Glass	(b)	Diamond
	(a) Fcc	(b)	Bcc		(c) Salt	(d)	Sugar
	(c) Both of the above	( )	None of the above	25.	Copper has face centered		attice with interatomic spacin
5.	What is the coordination nu sodium chloride structure	umber of	f sodium ions in the case of [CBSE PMT 1988]	-01		. ,	e constant for this lattice is
	(a) 6	(b)			(a) 1.27 Å	(b)	5.08 Å
	(c) 4	(d)	12		(c) 2.54 Å	(d)	3.59 Å
<b>.</b>		dy centre	ed atom and a corner atom in	26.		ectricity. the t	ype of bonding that exists is
	sodium ( <i>a</i> = 4.225 Å) is		[CBSE PMT 1995]		(a) lonic		Vander Waals
	(a) 3.66 <i>Å</i>	(b)	3.17 <i>Å</i>				Metallic
	(c) 2.99 Å	(d)	2.54 <i>Å</i>			( )	
<i>.</i>	-	in visibl	e region and has a very low	27.	Bonding in a germanium		
	melting point possesses		[] & K CET 2001]			[CPMT 1986;	KCET 1992; EAMCET (Med.) 199
	(a) Metallic bonding	. ,	Ionic bonding		<i>.</i>	<i>a</i> .	MP PET/PMT 2004
	(c) Covalent bonding	(d)	Vander Waal's bonding		(a) Metallic	( )	lonic
3.	Atomic radius of <i>fcc</i> is		[] & K CET 2001]		(c) Vander Waal's type	(d)	Covalent
	(a) $\frac{a}{2}$	(b)	<u>a</u>	28.	The ionic bond is absent	in	[] & K CET 2005
	2		$\frac{a}{2\sqrt{2}}$		(a) NaCl	(b)	CsCl
	$\sqrt{3}$		$\frac{\sqrt{3}}{2}a$		(c) <i>LiF</i>	(d)	HO
	(c) $\frac{\sqrt{3}}{4}a$	(d)	$\frac{1}{2}a$				
Э.		light and	d it's electrical conductivity		Sem	iconduct	ors
	(a) lonic		Covalent	1.	The majority charge carr	riers in <i>P</i> -type	semiconductor are
	(c) Metallic	(d)	Molecular				[MP PMT 1999; CBSE PMT 199
0.	The laptop PC's modern elec	tronic w	atches and calculators use the			MP PET 1991; A	AP PET/PMT 1998; MH CET 2003
	following for display				(a) Electrons	(b)	Protons
	(a) Single crystal	(b)	Poly crystal		(c) Holes	(d)	Neutrons
	(c) Liquid crystal	. ,	Semiconductors	2.	A <i>P</i> -type semiconductor	can be obtain	ed by adding
I <b>.</b>		n two ato	oms in case of a bcc lattice is			[NCERT	1979; BIT 1988; MP PMT 1987; 90
	equal to		[] & K CET 2004]		(a) Arsenic to pure silio	-	
	(a) $a\frac{\sqrt{2}}{3}$	(b)	$a\frac{\sqrt{3}}{2}$		(b) Gallium to pure sili		
	(a) <i>u</i> <u>-</u> 3	(0)	" 2				
	$()$ $\sqrt{2}$	/ <b>1</b> \	а		(c) Antimony to pure g		
	(c) $q\sqrt{3}$	(d)	$\frac{a}{\sqrt{2}}$		(d) Phosphorous to pu	-	
				3.	The valence of an imput	rity added to	germanium crystal in order t

What is the net force on a CI placed at the centre of the bcc22. structure of CsCl [DCE 2003; AllMS 2004]



(a) 6 (b) 5 [MP PMT 1989; CPMT 1987]

- (c) 4 (d) 3

- In a semiconductor, the concentration of electrons (c) Silicon, germanium, tellurium 4.  $8 \times 10^{14}$  / cm<sup>3</sup> and that of the holes is  $5 \times 10^{12}$  cm<sup>3</sup>. The (d) Silicon, tellurium, germanium semiconductor is [MP PMT 1997; RPET 1999; When a semiconductor is heated, its resistance 13. Kerala PET 2002] [KCET 1992; MP PMT 1994; MP PET 1992, 2002; (b) N-type (a) P-type RPMT 2001; DCE 2001] (c) Intrinsic (d) PNP-type (a) Decreases (b) Increases In P-type semiconductor, there is [MP PMT 1989] 5 (c) Remains unchanged (d) Nothing is definite (a) An excess of one electron In an insulator, the forbidden energy gap between the valence band 14. (b) Absence of one electron and conduction band is of the order of (c) A missing atom [DPMT 1988; EAMCET (Engg.) 1995; MP PET 1996] (d) A donar level (a) 1 MeV(b) 0.1*MeV* 6. The valence of the impurity atom that is to be added to germanium crystal so as to make it a N-type semiconductor, is (c) 1 eV(d) 5 eV[MNR 1993; MP PET 1994; CBSE PMT 1999; AIIMS 2000] 15. A N-type semiconductor is [AFMC 1988; RPMT 1999] (a) 6 (b) 5 (a) Negatively charged (b) Positively charged (c) 4 (d) 3 (c) Neutral (d) None of these Silicon is a semiconductor. If a small amount of As is added to it, 7. then its electrical conductivity [MP PMT 1996] 16. The energy band gap of Si is [MP PET 1994, 2002; BHU 1995; RPMT 2000] (a) Decreases (b) Increases (c) Remains unchanged (d) Becomes zero (a)  $0.70 \, eV$ When the electrical conductivity of a semi- conductor is due to 8. (b) 1.1 eV the breaking of its covalent bonds, then the semiconductor is said to (c) Between 0.70 eV to 1.1 eVbe [AIIMS 1997; KCET (Engg.) 2002] (d) 5 eV (a) Donar (b) Acceptor 17. The forbidden energy band gap in conductors, semiconductors and (c) Intrinsic (d) Extrinsic insulators are  $EG_1, EG_2$  and  $EG_3$  respectively. The relation A piece of copper and the other of germanium are cooled from the 9. among them is room temperature to 80 K, then which of the following would be a [MP PMT 1994; RPMT 1997] correct statement [IIT-JEE 1988; Bihar CEE 1992; CBSE PMT 1993; (a)  $EG_1 = EG_2 = EG_3$ (b)  $EG_1 < EG_2 < EG_3$ MP PET 1997; RPET 1999; AIEEE 2004] (c)  $EG_1 > EG_2 > EG_3$ (d)  $EG_1 < EG_2 > EG_3$ Resistance of each increases (a) (b) Resistance of each decreases 18. Which statement is correct [MP PMT 1994] Resistance of copper increases while that of germanium (c) (a) *N*-type germanium is negatively charged and *P*-type germanium decreases is positively charged Resistance of copper decreases while that of germanium (d) (b) Both *N*-type and *P*-type germanium are neutral increases (c) N-type germanium is positively charged and P-type germanium 10. To obtain *P*-type Si semiconductor, we need to dope pure Siwith [IIT-JEE 1988; MP PET 1997, 93; is negatively charged Pb. PMT 2001, 02; UPSEAT 2004] (d) Both *N*-type and *P*-type germanium are negatively charged (a) Aluminium (b) Phosphorous When Ge crystals are doped with phosphorus atom, then it becomes 19. [AFMC 1995; Orissa PMT 2004] (c) Oxygen (d) Germanium (a) Insulator (b) P-type 11. Electrical conductivity of a semiconductor (d) Superconductor [MP PMT 1993, 2000; RPET 1996] (c) N-type (a) Decreases with the rise in its temperature Let  $n_p$  and  $n_e$  be the number of holes and conduction electrons 20. (b) Increases with the rise in its temperature respectively in a semiconductor. Then (c) Does not change with the rise in its temperature [MP PET 1995] (d) First increases and then decreases with the rise in its (a)  $n_P > n_e$  in an intrinsic semiconductor temperature (b)  $n_P = n_e$  in an extrinsic semiconductor Three semi-conductors are arranged in the increasing order of their 12. energy gap as follows. The correct arrangement is (c)  $n_P = n_e$  in an intrinsic semiconductor [MP PMT 1993]
  - (a) Tellurium, germanium, silicon
  - (b) Tellurium, silicon, germanium

(d)  $n_{\rho} > n_{P}$  in an intrinsic semiconductor

21.	Wires <i>P</i> and <i>Q</i> have the same resistance at ordinary (room)		(c) Will first decrease and then increase
	temperature. When heated, resistance of $P$ increases and that of $Q$ decreases. We conclude that		(d) Will not change
	[MP PMT 1995; MP PET 2001]	31.	If $N_P$ and $N_e$ be the numbers of holes and conduction electrons in
			an extrinsic semiconductor, then
			[MP PMT 1999; AMU 2001]
	(b) <i>P</i> is <i>N</i> -type semiconductor and <i>Q</i> is <i>P</i> -type semiconductor		(a) $N_P > N_e$
	(c) $P$ is semiconductor and $Q$ is conductor		(b) $N_P = N_e$
	(d) $P$ is conductor and $Q$ is semiconductor		(c) $N_P < N_e$
22.	The impurity atoms which are mixed with pure silicon to make a <i>P</i> -type semiconductor are those of [MP PMT 1995]		(d) $N_P > N_e$ or $N_P < N_e$ depending on the nature of impurity
	(a) Phosphorus (b) Boron	32.	In intrinsic semiconductor at room temperature, number of
	(c) Antimony (d) Copper		electrons and holes are
23.	Holes are charge carriers in [11T-JEE 1996]		[EAMCET (Engg.) 1995; JIPMER 2001, 02]
	(a) Intrinsic semiconductors (b) Ionic solids		(a) Equal (b) Zero
	(c) <i>P</i> -type semiconductors (d) Metals		(c) Unequal (d) Infinite
24		33.	(USS 133) Indium impurity in germanium makes
24.	In extrinsic <i>P</i> and <i>N</i> -type, semiconductor materials, the ratio of the impurity atoms to the pure semiconductor atoms is about		[EAMCET (Engg.) 1995]
			(a) $\Lambda^{[MP PET 2003]}$ (b) <i>P</i> -type
	(a) 1 (b) $10^{-1}$		(c) Insulator (d) Intrinsic
	(c) $10^{-4}$ (d) $10^{-7}$	34.	Fermi level of energy of an intrinsic semiconductor lies
25.	A hole in a <i>P</i> -type semiconductor is [MP PET 1996]		[EAMCET (Med.) 1995]
	(a) An excess electron (b) A missing electron		(a) In the middle of forbidden gap
	(c) A missing atom (d) A donor level		(b) Below the middle of forbidden gap
			(c) Above the middle of forbidden gap
26.	The forbidden gap in the energy bands of germanium at room temperature is about [MP PMT/PET 1998]		(d) Outside the forbidden gap
	(a) 1.1 <i>eV</i> (b) 0.1 <i>eV</i>	35.	In a semiconductor the separation between conduction band and valence band is of the order of
	(c) $0.67eV$ (d) $6.7eV$		[EAMCET (Med.) 1995; A11MS 2000]
27.	In P-type semiconductor the majority and minority charge carriers		(a) $100 eV$ (b) $10 eV$
	are respectively		(c) $1 eV$ (d) $0 eV$
	[EAMCET 1994; MP PMT/PET 1998; MH CET 2000]	36.	The intrinsic semiconductor becomes an insulator at
	(a) Protons and electrons (b) Electrons and protons		[EAMCET (Med.) 1995; KCET (Engg./Med.) 1999;
	(c) Electrons and holes (d) Holes and electrons		MP PET 2000; CBSE PMT 2001]
28.	At zero Kelvin a piece of germanium [MP PET 1999]		(a) $0^{\circ}C$ (b) $-100^{\circ}C$
	(a) Becomes semiconductor		(c) $300 K$ (d) $0 K$
	(b) Becomes good conductor	37.	The addition of antimony atoms to a sample of intrinsic germanium
	(c) Becomes bad conductor	0,1	transforms it to a material which is
	(d) Has maximum conductivity		[AMU 1995]
29.	Electronic configuration of germanium is 2, 8, 18 and 4. To make it extrinsic semiconductor small quantity of antimony is added		(a) Superconductor (b) An insulator
	(a) The material obtained will be <i>N</i> -type germanium in which		(c) <i>N</i> -type semiconductor (d) <i>P</i> -type semiconductor
	electrons and holes are equal in number	38.	Resistance of semiconductor at $0^{\circ}K$ is [RPET 1997]
	(b) The material obtained will be <i>P</i> -type germanium		(a) Zero (b) Infinite
	(c) The material obtained will be <i>N</i> -type germanium which has more electrons than holes at room temperature		(c) Large (d) Small
	(d) The material obtained will be <i>N</i> -type germanium which has less electrons than holes at room temperature	39.	In a good conductor the energy gap between the conduction band and the valence band is
30.	A semiconductor is cooled from $T_1K$ to $T_2K$ . Its resistance		[KCET 1993; EMCET (Med.) 1994]
			(a) Infinite (b) Wide
	[MP PET 1999]		(c) Narrow (d) Zero
	(a) Will decrease	40.	The impurity atom added to germanium to make it <i>N</i> -type
	(b) Will increase		semiconductor is [KCET 1993; KCET (Engg./Med.) 2000]

	(a)	Arsenic	(b)	Iridium		(a)	Increased	(b)	Decreased	
	(c)	Aluminium	(d)	lodine		(c)	Remain same	(d)	Zero	
	Whe	en N-type of semicono	luctor is heat	ted	50.	ln a	<i>P</i> -type semiconductor, §	germaniun	n is doped with	
				[CBSE PMT 1993; DPMT 2000]				-	·	[AFMC 1999
	(a)	Number of electrons	s increases w	hile that of holes decreases		(a)	Boron	(b)	Gallium	•
	(b)			that of electrons decreases		(c)	Aluminium	(d)	All of these	
	(c)	Number of electrons			51.	( )	V-type semiconductors, n			
	(d)	Number of electrons			5	,	type semiconductors, n	lajointy en	ange carriers are	[A11MS 1999
,	. ,			iconductor, it must be doped		(a)	Holes	(b)	Protons	[/
		[CBSE PMT 1997; Pb. ]		iconductor, it must be doped		(c)	Neutrons	(d)	Electrons	
	(a)	Arsenic	(b)	Antimony	50	( )	niconductor is damaged l			
	(c)	Indium	(d)		52.	Sell	iconductor is damaged t	by the stru		
<b>}.</b>	( )		( )	nce of a semiconductor		$(\cdot)$		(1.)	-	AH CET 2000
•	The	temperature coefficie		[AFMC 1998, MNR 1998]		(a)	Lack of free electron	(b)	Excess of electro	ns
	(a)	ls always positive		[/I/MC 1990; MIRIC 1990]		(c)	Excess of proton	(d)	None of these	_
	(b)	ls always negative			53.	GaA	As is			[RPMT 2000
	(c)	ls zero				(a)	Element semiconductor	r		
	(c) (d)	May be positive or r	regative or ze	TO		(b)	Alloy semiconductor			
	. ,	pe semiconductor is f				(c)	Bad conductor			
<b>r•</b>	A.	As impurity is mixed				(d)	Metallic semiconductor			
	B.	Al impurity is mixed			54.	1f	$n_e$ and $n_h$ are the	number	of electrons and	holes in
	C.	<i>B</i> impurity is mixed	in <i>Ge</i>			sem	niconductor heavily doped	d with pho	osphorus, then	
	D.	<i>P</i> impurity is mixed	in <i>Ge</i>						[^	AP PMT 2000
	(a)	A and C	(b)	A and D		(a)	$n_e >> n_h$	(b)	$n_e \ll n_h$	
	(c)	B and C	(d)	B and D						
<b>j.</b>			ctor, which	of the following statement is		(c)	$n_e \leq n_h$	(d)	$n_e = n_h$	
	wroi (a)	Doping increases co	nductivity	[Pb. PMT 1999]	55.	An	N-type and P-type silicon	n can be o	btained by doping	g pure silico
	(b)	Temperature coeffic	,	ance is negative		witl	h		[EAMCE]	" (Med.) 2000
	(c)	•		a conductor and insulator		(a)	Arsenic and Phosphoro	us (b)	Indium and Alur	ninium
	(d)			behaves like a conductor		(c)	Phosphorous and Indiu	m (d)	Aluminium and	Boron
<b>.</b>	Ener	gy bands in solids ar	e a conseque	nce of	56.	N-ty	ype semiconductors will	be obtain	ed, when germani	um is dope
				[DCE 1999, 2000; AIEEE 2004]		witl	h		[AIIMS 2000]	
	(a)	Ohm's Law				(a)	Phosphorus	(b)	Aluminium	
	(b)	Pauli's exclusion prin	nciple			(c)	Arsenic	(d)	Both (a) or (c)	
	(c)	Bohr's theory			57.	The	state of the energy	gained by	valance electror	is when th
	(d)	Heisenberg's uncerta	ainty principl	e		tem	perature is raised or who	en electric	field is applied is	called as
<i>.</i>	ln a	<i>P</i> -type semiconducto	r			(a)	Valance band	(b)	Conduction band	1
			[A11MS 199	7; Orissa JEE 2002; MP PET 2003]		(c)	Forbidden band	(d)	None of these	
	(a)	Current is mainly ca	•		58.	То	obtain electrons as majo	ority charg	e carriers in a se	miconductor
	(b)	Current is mainly ca				the	impurity mixed is	[MP	PET 2000]	
	(c)	The material is alwa				(a)	Monovalent	(b)	Divalent	
						(c)	Trivalent	(d)	Pentavalent	
,	(d)	Doping is done by p			59.	For	germanium crystal, the	forbidden	energy gap in joul	es is
3.		luctors in <i>mho/met</i>		ctrical conductivity of semi range [MP PET 2003]	U.J.		8			MP PET 2000
							1 1 2 1 2 - 10		•	
	(a)	$10^{-3}$ to $10^{-4}$	(b)	$10^{6}$ to $10^{9}$		(a)	$1.12 \times 10^{-19}$	(b)	$1.76 \times 10^{-19}$	
	(c)	$10^{-6}$ to $10^{-10}$	(d)	$10^{-10}\ \mbox{to}\ 10^{-16}$		(c)	$1.6 \times 10^{-19}$	(d)	Zero	
	114	on the temperature of	f silicon same	ble is increased from $27^{\circ}C$ to	60.	Аp	ure semiconductor behav	ves slightly	as a conductor a	t
	Whe	in the temperature of	sincon samp							

					Electronics 1561
	(c) High temperature	(d) Both (b) and (c)		(b) <i>N</i> -type semiconductor	is formed
61.	Which is the correct relation	for forbidden energy gap in conductor,		(c) Both (a) and (b)	
	semi conductor and insulator			(d) None of these	
		[RPMT 2001; AIEEE 2002]	72.		aces of gallium are added as an impuri
	(a) $\Delta Eg_{\rm c} > \Delta Eg_{\rm sc} > \Delta Eg_{\rm sc}$	insulator		The resultant sample would	
	(b) $\Delta E g_{\text{insulator}} > \Delta E g_{\text{sc}} >$	$\Delta Eg_{ m conductor}$			[A11MS 200
	(c) $\Delta E g_{\text{conductor}} > \Delta E g_{\text{insu}}$	$_{\rm lator} > \Delta E g_{\rm sc}$		(a) A conductor	
	(d) $\Delta E g_{sc} > \Delta E g_{conductor}$	$> \Lambda F.g.$		(b) A <i>P</i> -type semiconducto	
				(c) An <i>N</i> -type semiconduct	
52.		and silicon in <i>eV</i> respectively is (b) 1.1, 0.7		(d) An insulator [MP PMT 2	
	(a) 0.7, 1.1 (c) 1.1, 0	(d) 0, 1.1	73.	For non-conductors, the ene	
3.		ade by adding impurity element			ICET (Engg.) 1995; MP PET 1996; RPET 200
э.	(a) As	(b) <i>P</i>			(b) 1.1 $eV$
	(c) <i>B</i>	(d) <i>Bi</i>		(c) 0.8 <i>eV</i>	(d) 0.3 <i>eV</i>
4.	At room temperature, a <i>P</i> -typ		74.	Donor type impurity is foun	
<b>T</b> •		[Kerala PMT 2002]		(a) Trivalent elements	(b) Pentavalent elements
	(a) Large number of holes a			(c) In both the above	(d) None of these
	(b) Large number of free ele		75.		ion of resistance with temperature in arises essentially due to the difference
	(c) Equal number of free ele	ectrons and holes		the [AIEEE 2003]	anses essentially due to the difference
	(d) No electrons or holes				mechanism with temperature
55.	In intrinsic semiconductor at room temperature, number of			(b) Crystal structure	•
	electrons and holes are	[JIPMER 2001, 02; MP PMT 2002]		., .	er of charge carriers with temperature
	(a) Unequal	(b) Equal		(d) Type of bon	<b>3</b>
	(c) Infinite	(d) Zero	76.	The charge on a hole is equa	al to the charge of
6.		uction band of a solid overlap at low	,	the charge on a note to equ	[MP PMT 200
	temperature, the solid may b			(a) Zero	(b) Proton
	(a) A metal	[Orissa JEE 2002; BCECE 2004] (b) A semiconductor		(c) Neutron	(d) Electron
	(c) An insulator	(d) None of these	77.		with phosphorus, the doped material h
7.		<i>Gi</i> to form <i>N</i> -type semi-conductor?[ <b>CBSE P</b>			
<i>,</i> .	(a) <i>Al</i>	(b) <i>B</i>		(b) Excess negative charge	
	(c) $As$	(d) None of these		(c) More negative current	
8.	In a semiconductor	[AIEEE 2002; AIIMS 2002]		(d) More positive current	
	(a) There are no free electro		78.		with <i>Al.</i> The concentration of accept
		trons is more than that in a conductor	70.		ven that the intrinsic concentration
	(c) There are no free electro	ons at 0 <i>K</i>		electron hole pairs is ~ 10	$m^{19}$ / $m^3$ , the concentration of electro
	(d) None of these			in the specimen is	[AIIMS 2004]
9.	The energy band gap is maxim	mum in [AIEEE 2002]		(a) $10^{17} / m^3$	(b) $10^{15} / m^3$
	(a) Metals	(b) Superconductors			$(1) 10^2 / 3$
	(c) Insulators	(d) Semiconductors		(c) $10^4 / m^3$	(d) $10^2 / m^3$
0.	The process of adding impur	ities to the pure semiconductor is called [MH CET 2002]	79.	resistance	as negative temperature coefficient [AFMC 200
	(a) Drouping	(b) Drooping		(a) Copper	(b) Aluminium
	(c) Doping	(d) None of these		(c) Iron	(d) Germanium
<b>1</b> .	When phosphorus and antim	ony are mixed in zermaniun, then	80.	In semiconductors at a room <b>CPMT 200</b>	n temperature [CBSE PMT 200 3]
	(a) <i>P</i> -type semiconductor is	formed			rtially empty and the conduction band


81.

- (b) The valence band is completely filled and the conduction band is partially filled
- (c) The valence band is completely filled
- (d) The conduction band is completely empty
- Regarding a semiconductor which one of the following is wrong
- (a) There are no free electrons at room temperature
- (b) There are no free electrons at 0 K
- (c)The number of free electrons increases with rise of temperature
- (d) The charge carriers are electrons and holes
- 82. Which of the following statements is true for an N-type semiconductor [CPMT 2004]
  - The donor level lies closely below the bottom of the conduction (a) hand
  - (b) The donor level lies closely above the top of the valence band
  - The donor level lies at the halfway mark of the forbidden (c) energy gap
  - (d) None of above
- 83. Choose the correct statement [DCE 2004]
  - When we heat a semiconductor its resistance increases (a)
  - (b) When we heat a semiconductor its resistance decreases
  - (c) When we cool a semiconductor to 0 K then it becomes super conductor
  - Resistance of a semiconductor is independent of temperature (d)
- In a P-type semi-conductor, germanium is dopped with 84.
  - (a) Gallium
  - Aluminium (d) All of these (c)
- A piece of semiconductor is connected in series in an electric circuit. 85.
  - Decrease (b) Remain unchanged (a)
  - (c) Increase (d) Stop flowing
- semiconductor electrically neutral. 86. Intrinsic is Extrinsic semiconductor having large number of current carriers would be
  - (a) Positively charged
  - (b) Negatively charged
  - (c) Positively charged or negatively charged depending upon the type of impurity that has been added
  - (d) Electrically neutral
- 87. If n and v be the number of electrons and drift velocity in a semiconductor. When the temperature is increased
  - (a) *n* increases and *v* decreases
  - (b) *n* decreases and *v* increases
  - (c) Both *n* and *v* increases
  - (d) Both *n* and *v* decreases
- 88. In extrinsic semiconductors
  - (a) The conduction band and valence band overlap

- (b) The gap between conduction band and valence band is more than 16 eV
- (c) The gap between conduction band and valence band is near about 1 eV
- (d) The Contraction band and valence band will be 100 eV and more
- Resistivity of a semiconductor depends on [MP PMT 1999] 89.
  - (a) Shape of semiconductor
  - (b) Atomic nature of semiconductor
  - (c) Length of semiconductor
  - (d) Shape and atomic nature of semiconductor
  - Electric current is due to drift of electrons in
    - (a) Metallic conductors
    - (b) Semi-conductors
    - (c) Both (a) and (b)
    - (d) None of these
- The energy gap of silicon is 1.14 eV. The maximum wavelength at 91. which silicon will begin absorbing energy is
  - [MP PMT 1993]

[CPMT 1996]

- (a) 10888 Å (b) 1088.8 Å
- (c) 108.88 Å (d) 10.888 Å
- Which of the following energy band diagram shows the N-type 92. semiconductor [RPET 1986]



- The mobility of free electron is greater than that of free holes 93. because
  - (a) The carry negative charge
  - (b) They are light
  - (c) They mutually collide less
  - (d) They require low energy to continue their motion
- The relation between the number of free electrons in 94. semiconductors (n) and its temperature (T) is
  - (a)  $n \propto T^2$ (b)  $n \propto T$
  - (c)  $n \propto \sqrt{T}$  $n \propto T^{3/2}$ (d)

- (b) Boron
- On increasing the temperature, the current in the circuit will


۵n

[MH CET 2003]

[Pb. CET 2000]


[EAMCET (Engg.) 1999]

- **95.** The electron mobility in *N*-type germanium is 3900 *cm/v-s* and its conductivity is 6.24 *mho/cm*, then impurity concentration will be if the effect of cotters is negligible
  - (a) 10° *cm* (b) 10° /*cm*
  - (c) 10<sup>-</sup> /*cm* (d) 10<sup>-</sup> /*cm*
- 96. Which of the energy band diagrams shown in the figure corresponds to that of a semiconductor [Orissa JEE 2003]



**97.** The energy band diagrams for three semiconductor samples of silicon are as shown. We can then assert that





- (a) Sample X is undoped while samples Y and Z have been doped with a third group and a fifth group impurity respectively
- (b) Sample X is undoped while both samples Y and Z have been doped with a fifth group impurity
- (c) Sample X has been doped with equal amounts of third and fifth group impurities while samples Y and Z are undoped
- (d) Sample X is undoped while samples Y and Z have been doped with a fifth group and a third group impurity respectively
- **98.** Carbon, silicon and Germanium atoms have four valence electrons each. Their valence and conduction band are separated by energy band gaps represented by (E). (E) and (E) respectively. Which one of the following relationship is true in their case

(a) 
$$(E_g)_C > (E_g)_{Si}$$
 (b)  $(E_g)_C = (E_g)_{Si}$ 

(c) 
$$(E_g)_C < (E_g)_{Ge}$$
 (d)  $(E_g)_C < (E_g)_{Si}$ 

99. A semiconductor dopped with a donor impurity is

(a)	<i>P-</i> type	(b) A	∕-type

- (c) NPN type (d) PNP type
- 100. In a semiconducting material the mobilities of electrons and holes are  $\mu$  and  $\mu$  respectively. Which of the following is true


(a) 
$$_{e} \quad \mu > \mu$$
 (b)  $\mu_{e} < \mu_{h}$   
(c)  $\mu_{e} = \mu_{h}$  (d)  $\mu_{e} < 0; \mu_{h} > 0$ 

**101.** Doping of intrinsic semiconductor is done

(a) To neutralize charge carriers

(b) To increase the concentration of majority charge carriers

- (c) To make it neutral before disposal
- (d) To carry out further purification



_		
1.	In the forward bias arrangem	ent of a <i>PN</i> -junction diode
		[MP PMT 1994, 96, 99]
	(a) The <i>N</i> -end is connected t	to the positive terminal of the battery
	(b) The <i>P</i> -end is connected t	to the positive terminal of the battery
	(c) The direction of current	is from <i>N</i> -end to <i>P</i> -end in the diode
	(d) The <i>P</i> -end is connected to	the negative terminal of battery
2.	In a <i>PN</i> -junction diode	[MP PET 1993]
	(a) The current in the revers small	se biased condition is generally very
		se biased condition is small but the s independent of the bias voltage
	(c) The reverse biased curren applied bias voltage	ent is strongly dependent on the
	(d) The forward biased current reverse biased current	ent is very small in comparison to
3.	The cut-in voltage for silicon o	diode is approximately
	(a) 0.2 V	(b) 0.6 V
	(c) 1.1 V	(d) 1.4 V
4.	The electrical circuit used to g	get smooth $dc$ output from a rectifier
	circuit is called	[KCET 2003]
	(a) Oscillator	(b) Filter
	(c) Amplifier	(d) Logic gates
5.	PN-junction diode works as a	insulator, if connected
		[CPMT 1987]
	(a) To A.C.	(b) In forward bias
	(c) In reverse bias	(d) None of these
6.	The reverse biasing in a <i>PN</i> ju	unction diode
	[MP]	PMT 1991; EAMCET 1994; CBSE PMT 2003]
	(a) Decreases the potential b	barrier
	(b) Increases the potential ba	arrier
	(c) Increases the number of	, ,
	[CBSE PMT 2005] (d) Increases the number of	majority charge carriers
7.	The electrical resistance of dep	pletion layer is large because

- (a) It has no charge carriers
- (b) It has a large number of charge carriers
- (c) It contains electrons as charge carriers
- (d) It has holes as charge carriers

8. In the circuit given below, the value of the current is

$$[AIIMS \neq 2005] \xrightarrow{PN} 300\Omega + 1V$$

(a) 0 *amp* (b) 
$$10^{-2}$$
 *amp*

(c)  $10^2 amp$  (d)  $10^{-3} amp$ 

-

9. What is the current in the circuit shown below

[AFMC 2000; RPMT 2001]

$$-4V$$
  $7W$   $300\Omega^2 - 1V$ 

(a) 0 *amp* (b) 
$$10^{-2}$$
 *amp*

(c) 1 *amp* (d) 0.10 *amp* 


[Orissa JEE 2005]

[AFMC 2005]

- If the forward voltage in a semiconductor diode is doubled, the 10 width of the depletion layer will [MP PMT 1996]
  - (a) Become half Become one-fourth (b)
  - (c) Remain unchanged (d) Become double
- The PN junction diode is used as 11.

[CPMT 1972; AFMC 1997; CBSE PMT 1999;

- AIIMS 1999; RPMT 2000; MP PMT 04] (a) An amplifier (b) A rectifier
- (c) An oscillator (d) A modulator
- When a PN junction diode is reverse biased 12.
  - (a) Electrons and holes are attracted towards each other and move towards the depletion region
  - (b) Electrons and holes move away from the junction depletion region
  - (c) Height of the potential barrier decreases
  - (d) No change in the current takes place
- 13. Two PN-junctions can be connected in series by three different methods as shown in the figure. If the potential difference in the junctions is the same, then the correct connections will be



- (a) In the circuit (1) and (2) (b) In the circuit (2) and (3) (c) In the circuit (1) and (3) (d) Only in the circuit (1)
- A PN- junction has a thickness of the order of
- 1*cm* (b) 1*mm* (a)
- (d)  $10^{-12} cm$ (c)  $10^{-6}m$

(a) Increases BSE PMT 1999; In the depletion region of an unbiased *P-N* junction diode there are **[KCET 1999; C** 15.

RPMT 2001; MP PMT 1994, 2003]


[BIT 1990]

22.

- (a) Only electrons
- Only holes (b)

14.

- Both electrons and holes (c)
- Only fixed ions (d)
- 16. On increasing the reverse bias to a large value in a PN-junction diode, current [MP PMT 1994; BHU 2002]
  - (a) Increases slowly (b) Remains fixed
  - (c) Suddenly increases (d) Decreases slowly
- In the case of forward biasing of PN-junction, which one of the 17. following figures correctly depicts the direction of flow of carriers



(c)

18. Which of the following statements concerning the depletion zone of an unbiased *PN* junction is (are) true

#### [IIT-JEE 1995]

(a) The width of the zone is independent of the densities of the dopants (impurities)

(d)

- The width of the zone is dependent on the densities of the (b) dopants
- The electric field in the zone is produced by the ionized dopant (c) atoms
- (d) The electric field in the zone is provided by the electrons in the conduction band and the holes in the valence band
- A semiconductor device is connected in a series circuit with a battery and a resistance. A current is found to pass through the circuit. If the polarity of the battery is reversed, the current drops

#### [MP PET 1995; CBSE PMT 1998]

- (a) A P-type semiconductor (b) An N-type semiconductor
- Tł 20. se bias of the PN-junction

## [MP PET 2000; MP PMT 1999, 2002, 03; Pb. PMT 2003]

- $10^2:1$ (b)  $10^{-2}$ :1 (a)
- (c)  $1:10^{-4}$ (d)  $1:10^4$

21. In a junction diode, the holes are due to

#### [CBSE PMT 1999; Pb. PMT 2003]

- (a) Protons (b) Neutrons
- (c) Extra electrons (d) Missing of electrons
- In forward bias, the width of potential barrier in a P-N junction diode [EAMCET (Engg.) 1995; CBSE PMT 1999

RPMT 1997, 2002, 03]

- Decreases (b)
- Remains constant (c)
- (d) First increases then decreases
- The cause of the potential barrier in a *P-N* diode is 23.

[CBSE PMT 1998; RPMT 2001]

- (a) Depletion of positive charges near the junction
- (b) Concentration of positive charges near the junction
- (c) Depletion of negative charges near the junction
- Concentration of positive and negative charges near the (d) junction
- In a PN[@BSE:RMTdigds]not connected to any circuit 24.

[IIT-JEE 1998]

- (a) The potential is the same everywhere
- (b) The *P*-type is a higher potential than the *N*-type side
- There is an electric field at the junction directed from the N-(c) type side to the P- type side

## Electronics 1565

19.

(c)

- almost to zero. The device may be

  - A *PN*-junction [**11T-JEE 1989**] (d) An intrinsic semiconductor

(d) There is an electric field at the junction directed from the Ptype side to the N-type side

Which of the following statements is not true 25.

### [IIT-JEE 1997 Re-Exam]

- The resistance of intrinsic semiconductors decrease with (a) increase of temperature
- (b) Doping pure Si with trivalent impurities give *P*-type semiconductors
- (c) The majority carriers in *N*-type semiconductors are holes
- (d) A PN-junction can act as a semiconductor diode
- 26. The dominant mechanisms for motion of charge carriers in forward and reverse biased silicon P-N junctions are

## [IIT-JEE 1997 Cancelled; RPMT 2000; AIIMS 2000]

- Drift in forward bias, diffusion in reverse bias (a)
- Diffusion in forward bias, drift in reverse bias (b)
- (c) Diffusion in both forward and reverse bias
- (d) Drift in both forward and reverse bias
- In P-N junction, avalanche current flows in circuit when biasing is 27.
  - (a) Forward (b) Reverse
  - (c) Zero (d) Excess

28. The depletion layer in the P-N junction region is caused by

#### [CBSE PMT 1994]

[DCE 1999]


- Drift of holes (a)
- Diffusion of charge carriers (b)
- Migration of impurity ions (c)
- (d) Drift of electrons
- Which one is reverse-biased 29.

(a)

(c)

- 10 V - 5V 10 V

- In a P-N junction diode if P region is heavily doped than n region 30. then the depletion layer is [RPMT 1999]
  - (a) Greater in P region
  - (b) Greater in N region
  - (c) Equal in both region
  - (d) No depletion layer is formed in this case
- Which one is in forward bias 31.






32.	The	reason of current flow in <i>P-N</i>	/ junc	tion in forward bias is
				[RPMT 2000]
	(a)	Drifting of charge carriers		
	(b)	Minority charge carriers		
	(c)	Diffusion of charge carriers		
	(d)	All of these		
33.	The	resistance of a reverse biased	P-N	junction diode is about
	(a)	1 ohm	(b)	$10^2$ ohm
	(c)	$10^3$ ohm	(d)	$10^6$ ohm
34.		sider the following statement ce of the given answers	s A a	and <i>B</i> and identify the correct
	А: Т	he width of the depletion lay in forwards bias	er in	a <i>P-N</i> junction diode increases
	<i>B</i> :	In an intrinsic semiconductor in the middle of the forbidde		e fermi energy level is exactly p
				[EAMCET (Engg.) 2000]
	(a)	A is true and B is false	(b)	Both A and B are false
	• •	A is false and B is true	• •	Both $A$ and $B$ are true
35.	ln c lowe		ctifie	r, the full wave rectifier gives [AFMC 2001]
	(a)	Efficiency	(b)	Average dc
	(c)	Average output voltage	(d)	None of these
36.	Aval	anche breakdown is due to		[RPMT 2001]
	(a)	Collision of minority charge	carrie	er
	(b)	Increase in depletion layer th		
	(c)	Decrease in depletion layer t	hickn	less
	(d)	None of these		
37.	Whi	ch is reverse biased diode		[DCE 2001]
	(a)		(b)	-20 V
	(c)		(d)	
_	_			= 5 v 0

Zener breakdown in a semi-conductor diode occurs when

- [UPSEAT 2002]
- (a) Forward current exceeds certain value
- (b) Reverse bias exceeds certain value
- (c) Forward bias exceeds certain value
- (d) Potential barrier is reduced to zero
- When forward bias is applied to a P-N junction, then what happens 39. to the potential barrier  $V_B$ , and the width of charge depleted region x [UPSEAT 2002, 03; Roorkee 1999; RPET 2003; AIEEE 2004]
  - (a)  $V_B$  increases, x decreases
  - (b)  $V_B$  decreases, x increases
  - $V_{R}$  increases, x increases (c)
  - (d)  $V_B$  decreases, x decreases

38.

Electronics	1567
-------------	------



**46.** If no external voltage is applied across *P*-*N* junction, there would be


- (a) No electric field across the junction
- (b) An electric field pointing from *N*-type to *P*-type side across the junction
- (c) An electric field pointing from *P*-type to *N*-type side across the junction
- (d) A temporary electric field during formation of *P-N* junction that would subsequently disappear

[CBSE PMT 2002]

- 47. In a PN-junction
  - (a) *P* and *N* both are at same potential
  - (b) High potential at N side and low potential at P side
  - (c) High potential at P side and low potential at N side

(d) Low potential at N side and zero potential at P side

For the given circuit of *PN*-junction diode, which of the following statement is correct [CBSE PMT 2002]



- (a) In forward biasing the voltage across R is V
- (b) In forward biasing the voltage across R is 2V
- (c) In reverse biasing the voltage across R is V
- (d) In reverse biasing the voltage across R is 2V

**9.** On adjusting the *P*-*N* junction diode in forward biased

[RPET 2003]


[MP PET 2004]

(a) Depletion layer increases(b) Resistance increases(c) Both decreases(d) None of these

- 50. In the middle of the depletion layer of a reverse-biased PN junction, the [AIEEE 2003]
  - (a) Potential is zero (b) Electric field is zero
  - (c) Potential is maximum (d) Electric field is maximum

## Barrier potential of a *P-N* junction diode does not depend on


- (a) Temperature (b) Forward bias
  - (c) Démin grefe 2862] (d) Diode design
- A crystal diode is a
  - (a) Non-linear device (b) Amplifying device
  - (c) Linear device (d) Fluctuating device
- 53. Of the diodes shown in the following diagrams, which one is reverse biased [CBSE PMT 2004]




- 54. In a *Pl*YciHssatige aboayo cell, the value of photo-electromotive force produced by monochromatic light is proportional to [CBSE PMT 2004]
  - (a) The voltage applied at the *PN* junction
  - (b) The barrier voltage at the *PN* junction
  - $(c) \quad \mbox{The intensity of the light falling on the cell}$
  - (d) The frequency of the light falling on the cell


55. Which is the correct diagram of a half-wave rectifier

[Orissa PMT 2004]





- (b) *A* and *B* are wrong
- (c) A is correct but B is wrong
- (d) A is wrong but B is correct
- 63. The correct symbol for zener diode is [RPMT 2000]



64. Which one of the following statements is not correct

[SCRA 2000]

- (a) A diode does not obey Ohm's law
- (b) A PN junction diode symbol shows an arrow identifying the direction of current (forward) flow
- (c) An ideal diode is an open switch
- (d) An ideal diode is an ideal one way conductor

Which of the following semi-conductor diodes is reverse biased

(a) 
$$-5V$$
 (b)  $10V$   
 $\downarrow$   $\overline{\overline{z}}$   $5V$  (d)  $\overline{\overline{z}}$   $-15V$ 

**66.** No bias is applied to a *P*-*N* junction, then the current

## [RPMT 1999]

- (a) Is zero because the number of charge carriers flowing on both sides is same
- (b) Is zero because the charge carriers do not move
- (c) ls non-zero
- (d) None of these


65.

**67.** Zener diode is used as

- [CBSE PMT 1999]
- (c) ac voltage stabilizer (d) dc voltage stabilizer
- **68.** The width of forbidden gap in silicon crystal is 1.1 *eV*. When the crystal is converted in to a *N*-type semiconductor the distance of Fermi level from conduction band is

## [EAMCET (Med.) 1999]

- (a) Greater than 0.55 eV (b) Equal to 0.55 eV
- (c) Lesser than 0.55 eV (d) Equal to 1.1 eV
- **69.** A semiconductor X is made by doping a germanium crystal with arsenic (Z = 33). A second semiconductor Y is made by doping germanium with indium (Z = 49). The two are joined end to end and connected to a battery as shown. Which of the following statements is correct



[Orissa JEE 1998]

- (a) X is P-type, Y is N-type and the junction is forward biased
- (b) X is N-type, Y is P-type and the junction is forward biased
- (c) X is *P*-type, Y is *N*-type and the junction is reverse biased
- (d) X is N-type, Y is P-type and the junction is reverse biased
- **70.** In *P*-*N* junction, the barrier potential offers resistance to

[AMU 1995, 96]

- (a) Free electrons in N region and holes in P region
- (b) Free electrons in *P* region and holes in *N* region
- (c) Only free electrons in N region
- (d) Only holes in *P* region

(a)

71. Symbolic representation of photodiode is [RPMT 1995]

$$\begin{array}{c} (c) \\ (d) \\ (d) \\ (d) \\ (u) \\ (d) \\ (u) \\ (u)$$

- 72. To make a PN junction conducting
  - (a) The value of forward bias should be more than the barrier potential
  - (b) The value of forward bias should be less than the barrier potential
  - (c) The value of reverse bias should be more than the barrier potential
  - (d) The value of reverse bias should be less than the barrier potential
- Which is the wrong statement in following sentences? A device in 73. which P and N-type semiconductors are used is more useful then a [MP PET 1992] vacuum type because
  - (a) Power is not necessary to heat the filament
  - (b) It is more stable
  - (c) Very less heat is produced in it
  - (d) Its efficiency is high due to a high voltage across the junction
- The depletion layer in silicon diode is 1  $\mu m$  wide and the knee 74. potential is 0.6 V, then the electric field in the depletion layer will be
  - (a) Zero
  - (b) 0.6 Vm
  - (c)  $6 \times 10^{-} V/m$
  - (d)  $6 \times 10^{\circ} V/m$
- In the diagram, the input is across the terminals A and C and the 75. output is across the terminals *B* and *D*, then the output is
  - (a) Zero
  - (b) Same as input
  - (c) Full wave rectifier
  - (d) Half wave rectifier
- The current through an ideal PN-junctio shown in the following 76. [AMUP1998] circuit diagram will be
  - (a) Zero

(b) 1 *mA* 

- (c) 10 mA
- (d) 30 mA
- 77. If a full wave rectifier circuit is operating from 50 Hz mains, the fundamental frequency in the ripple will be

[UPSEAT 2000; CBSE PMT 2003; AIEEE 2005]

 $100\Omega$ 

2V

Ν

(a)	50 <i>Hz</i>	(b)	70.7 <i>Hz</i>
(c)	100 <i>Hz</i>	(d)	25 Hz
	full wave rectifiers, input a out frequency of current is	c cur	rent has a frequency 'ν'. The [ <b>BHU 2005]</b>
(a)	V/2	(b)	ν
(c)	2 <i>V</i>	(d)	None of these

A diode having potential difference 0.5 V across its junction which does not depend on current, is connected in series with resistance of 20  $\Omega$  across source. If 0.1 A passes through resistance then what is the voltage of the source

[DCE 2005]

(a)	1.5 V	(b)	2.0 V
(c)	2.5 V	(d)	5 V

## **Junction Transistor**

When NPN transistor is used as an amplifier [AIEEE 2004] (a) Electrons move from base to collector (b) Holes move from emitter to base (c) Electrons move from collector to base (d) Holes move from base to emitter The phase difference between input and output voltages of a CE circuit is (a) 0<sup>.</sup> (b) 90-(c) 180<sup>-</sup> (d) 270<sup>.</sup> An oscillator is nothing but an amplifier with [MP PET 2004] (a) Positive feed back (b) Large gain (c) No feedback (d) Negative feedback collector-base junction is ..... biased

	[CBSE PMT 1994]		[KCET 2004]		
(a)	Reverse, forward	(b)	Reverse, reverse		
(c)	Forward, forward	(d)	Forward, reverse		
In an <i>NPN</i> transistor the collector current is $24  mA$ . If $80\%$ of electrons reach collector its base current in $mA$ is					
			[Kerala PMT 2004]		
(a)	36	(b)	26		
(c)	16	(d)	6		
A N	PN transistor conducts when		[CPMT 2003]		
(a)	Both collector and emitter a	re po	sitive with respect to the base		

- (b) Collector is positive and emitter is negative with respect to the base
- Collector is positive and emitter is at same potential as the (c) base
- (d) Both collector and emitter are negative with respect to the base

Electronics 1569

78.

79.

1.

4.

5.

6.

2. [MP PET 2004]

- 3.

The emitter-base junction of a transistor is ..... biased while the

(c) Forward, forward	(d) Forward, reve	rse
	ne collector current is 24 its base current in <i>mA</i> is	<i>m</i> A. 1f 809
	[1	Kerala PMT 2
(a) 36	(b) 26	

7.	In the case of constants $lpha$ :	and $eta$ of a transis		16.	The transistors pr used in	rovide good power	amplification when the [AML	ey are <b>J 1999</b>
	$(-) \sim \beta$	$(\mathbf{L})  \boldsymbol{\beta} \rightarrow \mathbf{I}$	[CET 2003]		(a) Common coll	ector configuration		
	(a) $\alpha = \beta$	(b) $\beta < 1$			(b) Common emi	tter configuration		
	(c) $\alpha\beta = 1$	(d) $\beta > 1$			(c) Common bas	e configuration		
	Which of the following is t		-		(d) None of these	2		
	(a) Common base trans gain is maximum	istor is commonly	used because current	17.	The transfer ratio	of a transistor is 5	0. The input resistance	of th
	(b) Common emitter is maximum	commonly used b	ecause current gain is				-emitter configuration is ge of 0.01 <i>V</i> peak is	ι <i>κ</i> Ω
	(c) Common collector is maximum	commonly used t	pecause current gain is		(a) 100 <i>µA</i>	(b)	0.01 <i>mA</i>	
	(d) Common emitter is th	e least used transi	stor		(c) 0.25 <i>mA</i>	(d)	500 μA	
).	If $\alpha$ = 0.98 and current thr	ough emitter <i>i</i> = 2 [ <b>DPM1</b> ]		18.	For a transistor the	e parameter $eta$ = 99	. The value of the parame [ <b>Pb CET 1998</b> ]	eter (
	(a) 4.9	(b) 49			(a) 0.9	(b)	0.99	
	(c) 96	(d) 9.6			(c) 1	(d)	9	
			$l_{c}$	19.	A transistor is used	d in common emitte	er mode as an amplifier. "	Then
0.	For a common base configuration of <i>PNP</i> transistor $\frac{l_C}{l_E} = 0.98$ then maximum current gain in common emitter configuration will				(a) The base-emi	tter junction is forw	vard biased	
					(b) The base-emi	tter junction is reve	rse biased	
	be (a) 12	[ <b>CBSE</b> (b) 24	PMT 2002]			nal is connected in mitter junction	series with the voltage a	pplied
	(c) 6	(d) 5					series with the voltage a	pplied
I.	In a <i>PNP</i> transistor worki gain is 0.96 and emitter cu			200 <b>2</b> 0Pb		ase collector junctic r the base is the M		to th
	(a) 0.4 <i>mA</i>	(b) 0.2 <i>m</i>			<i>P</i> -region is			E 1997
	(c) 0.29 <i>mA</i>	(d) 0.35 <i>r</i>			(a) Smaller	(b)	Larger	
2.	If $l_1, l_2, l_3$ are the lengths				(c) Same		Not related	
	transistor then	s of the enfitter, t	[KCET 2002]					,
	(a) $l_1 = l_2 = l_3$	(b) $l_3 < l_3$		21.		, ,	ned with <i>NPN</i> transistor	`
					gain will be	impedance is i As2	and load is 10 <i>K</i> Ω. The v [ <b>CPM</b> ]	÷
	(c) $l_3 < l_1 < l_2$	(d) $l_3 > l_3$	$l_1 > l_2$		(a) 9.9	(b)	99	
3.	In an NPN transistor circu		-		(c) 990			
	of the electrons emitted re and base current ( <i>i</i> ) are gi					(d)	9900	
	(a) $i_i = -1 mA$ , $i_i = 9 mA$			22.		in figure represents	[AMU 1995, 96]	
	(b) $i = 9 mA$ , $i = -1 mA$				(a) NPN transisto			
	(c) $i = 1 mA$ , $i = 11 mA$				(b) <i>PNP</i> transisto	r	$-\frac{E}{C}$	
	(d) $i = 11 mA, i = 1 mA$				(c) Forward biase	ed <i>PN</i> junction diod	e	
4.	In a common emitter tra	nsistor, the currer	nt gain is 80. What is		(d) Reverse biase	d <i>NP</i> junction diode	B	
	the change in collector cuils 250 $\mu A$	irrent, when the c	hange in base current [CBSE PMT 2000]	23.	The most common	ly used material for	making transistor is	R 1995
	(a) $80 \times 250 \ \mu A$	(b) (250 -	- 80) <i>µA</i>		(a) Copper	(b)	Silicon	
	(c) $(250 + 80) \mu A$	(d) 250/8	ο μΑ		(c) Ebonite	(d)	Silver	
j.	Least doped region in a tra		[KCET 2000]	24.		( )	as shown in figure. It is	
	(a) Either emitter or colle		,	4 <b>4</b> .		circuit is air aiged	0	1 100 -
	(b) Base						Гвни	J 1994
	(c) Emitter				Г			
	(d) Collector						V <sub>out</sub>	

(a) A common base amplifier circuit


(b) A common emitter amplifier circuit

- (c) A common collector amplifier circuit
- (d) Neither of the above
- The part of a transistor which is heavily doped to produce a large number of majority carriers, is [CBSE PMT 1993]
  - (a) Base (b) Emitter
  - (c) Collector (d) None of these
- For a transistor, the current amplification factor is 0.8. The transistor is connected in common emitter configuration. The change in the collector current when the base current changes by 6 mA is [Haryana CET 1991]
  - (a) 6 *mA* (b) 4.8 *mA*
  - (c) 24 *mA* (d) 8 *mA*
- **27.** In a common base amplifier circuit, calculate the change in base current if that in the emitter current is 2 *mA* and  $\alpha$  = 0.98

#### [BHU 1995]

(a)	0.04 <i>mA</i>	(b)	1.96 <i>mA</i>
(c)	0.98 <i>mA</i>	(d)	2 <i>mA</i>

- 28. In case of *NPN*-transistors the collector current is always less than the emitter current because [AllMS 1983]
  - (a) Collector side is reverse biased and emitter side is forward biased
  - (b) After electrons are lost in the base and only remaining ones reach the collector
  - (c) Collector side is forward biased and emitter side is reverse biased
  - (d) Collector being reverse biased attracts less electrons
- **29.** In a transistor circuit shown here the base current is 35  $\mu$ *A*. The value of the resistor *R* is



- **30.** In a transistor, a change of 8.0 *mA* in the emitter current produces a change of 7.8 *mA* in the collector current. What change in the base current is necessary to produce the same change in the collector current
  - (a) 50 μA (b) 100 μA
  - (c) 150 *µA* (d) 200 *µA*
- **31.** In a transistor configuration  $\beta$ -parameter is

[Orissa PMT 2004]

(a) 
$$\frac{l_b}{l_c}$$
 (b)  $\frac{l_c}{l_b}$ 

(c) 
$$\frac{l_c}{l_a}$$

- 32. Which of these is unipolar transistor [Pb PMT 2004]
  - (a) Point contact transistor (b) Field effect transistor

(d)  $\frac{l_a}{l_a}$ 

l.

(c) *PNP* transistor (d) None of these

**33.** For a transistor, in a common emitter arrangement, the alternating current gain 
$$\beta$$
 is given by **[DPMT 2004]**

(a) 
$$\beta = \left(\frac{\Delta I_C}{\Delta I_B}\right)_{V_C}$$
  
(b)  $\beta = \left(\frac{\Delta I_B}{\Delta I_C}\right)_{V_C}$   
(c)  $\beta = \left(\frac{\Delta I_C}{\Delta I_E}\right)_{V_C}$   
(d)  $\beta = \left(\frac{\Delta I_E}{\Delta I_C}\right)_{V_C}$ 

**34.** The relation between  $\alpha$  and  $\beta$  parameters of current gains for a transistors is given by [Pb. PET 2000]

(a) 
$$\alpha = \frac{\beta}{1-\beta}$$
 (b)  $\alpha = \frac{\beta}{1+\beta}$ 

(c) 
$$\alpha = \frac{1-\beta}{\beta}$$
 (d)  $\alpha = \frac{1+\beta}{\beta}$ 

35. When NPN transistor is used as an amplifier

[DCE 2002]

- $(a) \quad \text{Electrons move from base to emitter} \\$
- (b) Electrons move from emitter to base
- $(c) \quad \text{Electrons moves from base to emitter} \\$
- (d) Holes moves from base to emitter
- 36. In the *CB* mode of a transistor, when the collector voltage is changed by 0.5 *volt*. The collector current changes by 0.05 *mA*. The output resistance will be [Pb. PMT 2003]
  - (a) 10  $k\Omega$  (b) 20  $k\Omega$
  - (c) 5  $k\Omega$  (d) 2.5  $k\Omega$
- Which of the following is used to produce radio waves of constant amplitude [DCE 2004]
  - (a) Oscillator (b) FET
  - (c) Rectifier (d) Amplifier
- **38.** While a collector to emitter voltage is constant in a transistor, the collector current changes by 8.2 *mA* when the emitter current changes by 8.3 *mA*. The value of forward current ratio *h* is
  - (a) 82 (b) 83
  - (c) 8.2 (d) 8.3
- 39. Consider an NPN transistor amplifier in common-emitter configuration. The current gain of the transistor is 100. If the collector current changes by 1 mA, what will be the change in emitter current [AIIMS 2005]
  - (a) 1.1 *mA* (b) 1.01 *mA*
  - (c) 0.01 *mA* (d) 10 *mA*
- **40.** In a common base amplifier the phase difference between the input signal voltage and the output voltage is

[CBSE PMT 1990; AIEEE 2005]

(a) 0 (b)  $\pi/4$ 

- (c)  $\pi / 2$
- **41.** In *NPN* transistor the collector current is 10 *mA*. If 90% of electrons emitted reach the collector, then

(d)  $\pi$ 

[Kerala PMT 2005]

Emitter current will be 9 *mA* 

- (b) Emitter current will be 11.1 *mA*
- (c) Base current will be 0.1 mA
- (d) Base current will be 0.01 mA
- NPN transistor are preferred to PNP transistor because they have [] & K CET 2005]
  - (a) Low cost

(a)

42.

- $(b) \ \ Low \ dissipation \ energy$
- (c) Capability of handing large power
- $\left(d\right)~$  Electrons having high mobility than holes

43. In a transistor in CE configuration, the ratio of power gain to voltage gain is [] & K CET 2005]


- (a)  $\alpha$  (b)  $\beta / \alpha$
- (c)  $\beta \alpha$  (d)  $\beta$
- 44. In the study of transistor as an amplifier, if  $\alpha = I_c / I_e$  and  $\beta = I_c / I_b$ , where  $I_c, I_b$  and I are the collector, base and emitter currents, then

[CBSE PMT 2000; KCET 2000; Orissa JEE 2005]

(a) 
$$\beta = \frac{1-\alpha}{\alpha}$$
  
(b)  $\beta = \frac{\alpha}{1-\alpha}$   
(c)  $\beta = \frac{\alpha}{1+\alpha}$   
(d)  $\beta = \frac{1+\alpha}{\alpha}$ 

## **Digital Electronics**

1. Given below are symbols for some logic gates




The XOR gate and NOR gate respectively are [AFMC 1994]

(b) 2 and 3

(a) 1 and 2

(c) 3 and 4 (d) 1 and 4

 Given below are four logic gate symbol (figure). Those for OR, NOR and NAND are respectively [NSEP 1994]



The following truth table corresponds to the logic gate

[BHU 1994; CPMT 2000; J & K CET 2004]

A 0 0 1 1

3




(c) AND

4.

(a) NAND (b) OR

(d) XOR


The combination of 'NAND' gates shown here under (figure) are equivalent to [Haryana CEET 1996]



- (a) An OR gate and an AND gate respectively
- (b) An AND gate and a NOT gate respectively
- (c) An AND gate and an OR gate respectively
- $\left(d\right)~$  An OR gate and a NOT gate respectively.
- A truth table is given below. Which of the following has this type of truth table [CBSE PMT 1996; UPSEAT 2002]

	A	0	1	0	1			
	В	0	0	1	1			
	у	1	0	0	0			
(a)	xc	DR g	ate				(b)	NOR gate
(c)	A١	ND g	ate				(d)	OR gate
The	tru	th ta	ble s	howr	n in f	igure is	s for	[Pb. CET 1998]
	A	0	0	1	1			
	В	0	1	0	1			
	Y	1	0	0	1			
(a)	xc	DR					(b)	AND
(c)	XN	IOR					(d)	OR

For the given combination of gates, if the logic states of inputs A, B, C are as follows A = B = C = 0 and A = B = 1, C = 0 then the logic states of output D are



(c) Symbol (d) Numbers

The logic behind 'NOR' gate is that it gives

#### [CPMT 1999, AFMC 1999]

- (a) High output when both the inputs are low
- (b) Low output when both the inputs are low
- (c) High output when both the inputs are high

7.

6.

8.

9.

			Electronics 1573
	(d) None of these		(c) $C = A \cdot B$ (d) $C = \overline{A \cdot B}$
10.	A logic gate is an electronic circuit which [BHU 2000]	19.	This symbol represents [CBSE PMT 1996]
	(a) Makes logic decisions	19.	
	(b) Allows electrons flow only in one direction		(a) NOT gate
	(c) Works binary algebra		(b) OR gate $A$
	(d) Alternates between 0 and 1 values		(c) AND gate $B$
11.	A gate has the following truth table [CBSE PMT 2000]		(d) NOR gate
	P 1 1 0 0 Q 1 0 1 0	20.	Which logic gate is represented by following diagram
	Q 1 0 1 0 R 1 0 0 0		[DCE 2001]
	The gate is		(a) AND
	(a) NOR (b) OR		(b) OR
	(c) NAND (d) AND		
12.	How many NAND gates are used to form an AND gate		(c) NOR
	[MP PET 2004]		(d) XOR
	(a) 1 (b) 2		. 5
	(c) 3 (d) 4	21.	Symbol Symbol (Kerala PMT 2001)
13.	Which of the following gates will have an output of 1		
	[CBSE PMT 1998]		(a) NAND gate (b) NOR gate
			(c) NOT gate (d) XNOR gate
		22.	To get an output 1 from the circuit shown in the figure, the input must be [UPSEAT 2002]
	(c) 0 (d) 0		
			(a) $A = 0, B = 1, C = 0$
			(b) $A = 1, B = 0, C = 0$
14.	Which represents NAND gate [DCE 2002]		(a) $A = 1$ $P = 0$ $C = 1$
			(c) $A = 1, B = 0, C = 1$
			(d) $A = 1, B = 1, C = 0$
		23.	The combination of the gates shown in the figure below produces
		-0-	(a) NOR gate $\overline{A}$
			(b) OR gate A
15.	The given truth table is of [AMU 1998; J & K CET 2002]		
	A X		(d) XOR gate $B \leftarrow \Box $
	0 1		(d) Non gate
		24	The output of a NAND gate is 0 [UPSEAT 2004]
	1 0	24.	The output of a NAND gate is 0 [UPSEAT 2004]
	(a) OR gate (b) AND gate	24.	(a) If both inputs are 0
	(a) OR gate (b) AND gate	24.	<ul><li>(a) If both inputs are 0</li><li>(b) If one input is 0 and the other input is 1</li></ul>
16.	(a) OR gate(b) AND gate(c) NOT gate(d) None of above	24.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> </ul>
16.	(a) OR gate       (b) AND gate         (c) NOT gate       (d) None of above         What will be the input of A and B for the Boolean expression	24.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the</li> </ul>
16.	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $\overline{(A+B)} \cdot \overline{(A \cdot B)} = 1$ [TNPCEE 2002]		<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> </ul>
16.	(a) OR gate       (b) AND gate         (c) NOT gate       (d) None of above         What will be the input of A and B for the Boolean expression	24. 25.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the</li> </ul>
16.	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $\overline{(A+B)} \cdot \overline{(A \cdot B)} = 1$ [TNPCEE 2002]		<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is</li> </ul>
	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $(A + B) \cdot (A \cdot B) = 1$ [TNPCEE 2002](a) 0, 0(b) 0, 1(c) 1, 0(d) 1, 1If A and B are two inputs in AND gate, then AND gate has an		<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> </ul>
	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $(A + B) \cdot (A \cdot B) = 1$ [TNPCEE 2002](a) 0, 0(b) 0, 1(c) 1, 0(d) 1, 1		<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> <li>(a) A NAND gate (b) An inverter</li> <li>(c) A NOR gate (d) An AND gate</li> </ul>
	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $(\overline{A+B}) \cdot (\overline{A \cdot B}) = 1$ [TNPCEE 2002](a) 0, 0(b) 0, 1(c) 1, 0(d) 1, 1If A and B are two inputs in AND gate, then AND gate has an output of 1 when the values of A and B are	25.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> <li>(a) A NAND gate (b) An inverter</li> <li>(c) A NOR gate (d) An AND gate</li> <li>Which logic gate is represented by the following combination of</li> </ul>
	(a) OR gate (b) AND gate (c) NOT gate (d) None of above What will be the input of A and B for the Boolean expression $\overline{(A+B)} \cdot \overline{(A \cdot B)} = 1$ [TNPCEE 2002] (a) 0, 0 (b) 0, 1 (c) 1, 0 (d) 1, 1 If A and B are two inputs in AND gate, then AND gate has an output of 1 when the values of A and B are [TNPCEE 2002]	25.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> <li>(a) A NAND gate (b) An inverter</li> <li>(c) A NOR gate (d) An AND gate</li> <li>Which logic gate is represented by the following combination of logic gates [AIIMS 2004]</li> </ul>
17.	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $(A + B) \cdot (A \cdot B) = 1$ [TNPCEE 2002](a) 0, 0(b) 0, 1(c) 1, 0(d) 1, 1If A and B are two inputs in AND gate, then AND gate has an output of 1 when the values of A and B are[TNPCEE 2002](a) $A = 0, B = 0$ (b) $A = 1, B = 1$ (c) $A = 1, B = 0$ (d) $A = 0, B = 1$	25.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> <li>(a) A NAND gate (b) An inverter</li> <li>(c) A NOR gate (d) An AND gate</li> <li>Which logic gate is represented by the following combination of logic gates [AIIMS 2004]</li> </ul>
16. 17. 18.	(a) OR gate(b) AND gate(c) NOT gate(d) None of aboveWhat will be the input of A and B for the Boolean expression $(\overline{A+B}) \cdot (\overline{A \cdot B}) = 1$ [TNPCEE 2002](a) 0, 0(b) 0, 1(c) 1, 0(d) 1, 1If A and B are two inputs in AND gate, then AND gate has an output of 1 when the values of A and B are[TNPCEE 2002](a) $A = 0, B = 0$ (b) $A = 1, B = 1$	25.	<ul> <li>(a) If both inputs are 0</li> <li>(b) If one input is 0 and the other input is 1</li> <li>(c) If both inputs are 1</li> <li>(d) Either if both inputs are 1 or if one of the inputs is 1 and the other 0</li> <li>A gate in which all the inputs must be low to get a high output is called [UPSEAT 2004]</li> <li>(a) A NAND gate (b) An inverter</li> <li>(c) A NOR gate (d) An AND gate</li> <li>Which logic gate is represented by the following combination of logic gates [AIIMS 2004]</li> </ul>

	1574 Electronics				
	(c) AND	(d) NOR	5.	The grid voltage of any triod	le valve is changed from –1 volt to – 3
27.	The output of OR gate is 1	[CBSE PMT 2004]		volt and the mutual conduc	tance is $3  imes 10^{-4}$ <i>mho</i> . The change in
	(a) If both inputs are zero			plate circuit current will be	[MNR 1999]
	(b) If either or both inputs are	1		(a) 0.8 <i>mA</i>	(b) 0.6 <i>mA</i>
	(c) Only if both input are 1 $($			(c) 0.4 <i>mA</i>	(d) 1 <i>mA</i>
	(d) If either input is zero		6.	In a triode, $g_m = 2 \times 10^{-3}$	$D^{-3}ohm^{-1}; \mu=42$ , resistance load
28.	Which gates is represented by th	is figure [DCE 2003]		R = 50 kilo ohm. The vol	ltage amplification obtained from this
	(a) NAND gate			triode will be	[MNR 1999
	(b) AND gate A —	у у		(a) 30.42	(b) 29.57
	(c) NOT gate <i>B</i> —			(c) 28.18	(d) 27.15
29.	(d) OR gate Sum of the two binary numbers	$\left(1000010\right)_2$ and $\left(11011\right)_2$ is	7.	In an amplifier the load r [DCE 2004] resistance $(r_p)$ . The voltage a	resistance $R_L$ is equal to the plate
	(a) (111101) <sub>2</sub>	(b) (111111) <sub>2</sub>		resistance $(r_p)$ . The voltage a	
	(c) $(101111)_2$	$(d) (111001)_2$		(a) //	[СРМТ 1995 (b) 2 <i>µ</i>
20				(a) μ	
30.	The truth-table given below is fo		8.	(c) $\mu / 2$	(d) $\mu / 4$
	[CBSE PMT 1994, 98 2002; DPMT 2002; BCECE 2005]			For a given plate-voltage, the when the potential of	e plate current in a triode is maximum
	<i>B</i> 0 1 0 1				[IIT-JEE 1985; CPMT 1995; AFMC 1999
	C 1 1 1 0	(1) 27		(a) The grid is positive and	
	(a) XOR	(b) OR		(b) The grid is positive and	
	(c) AND	(d) NAND		(c) The grid is zero and pla	
31.	Which of the following logic gate	Alims 2005]		(d) The grid is negative and	plate is positive
	(a) OR	(b) NOT			
	(c) AND	(d) NOR			
	Valve Electronics (E	Diode and Triode)			
1.	Thermionic emission from a temperature <i>T</i> as	heated filament varies with its			
	[CB	SE PMT 1990; RPMT 2000; CPMT 2002]			
	(a) $T^{-1}$	(b) <i>T</i>			
	(c) $T^2$	(d) $T^{3/2}$			
2.		emitted per number of primary [ <b>RPET 2000</b> ]			
	(a) Material of target				
	(b) Frequency of primary electr	ons			
	(c) Intensity				
	(d) None of the above				
3.	Due to S.C.R in vacuum tube	[RPET 2000]			
	(a) $I_p \rightarrow \text{Decrease}$	(b) $I_p$ – Increase			
	(c) $V_p = $ Increase	(d) $V_g = $ Increase			
4.	In diode, when there is saturation	on current, the plate resistance $(r_p)$			
	is [AIIMS 1997; Haryana PMT 20	00]			
	(a) Zero	(b) Infinite			
	(-) =				

9.	If $R_p = 7 K\Omega$ , $g_m = 2.5$ millin	<i>nho,</i> then on increasing plate	e voltage	(a) Filament voltage	(b) Plate voltage		
	by $50V$ , how much the grid	voltage is changed so th	at plate	(c) Plate resistance	(d) Plate current		
	current remains the same	[RPET 1996]	· 19.	In a triode valve	[MP PET 1992]		
	(a) $-2.86 V$	(b) – 4 V		.,	o then plate current will be zero		
	(c) + 4 $V$	(d) + 2 $V$		(b) If the temperature of h current will also be doul	lament is doubled, then the thermionic bled		
10.	The amplification factor of a tric	ode is 20 and trans-conducta	ance is 3		lament is doubled, then the thermionic		
	<i>milli mho</i> and load resistance 3	$\times 10^4 \Omega$ , then the voltage g	gain is	cu <b>irew:rvigbo</b> jearly be fo			
	(a) 16.36	(b) 28			ge the plate current varies with plate		
	(c) 78	(d) 108		voltage according to Oh			
11.	In a triode amplifier, $\mu = 25, r_p$	=40 kilo ohm and load re	20. esistance		triode valve is 15. If the grid voltage is nge in plate voltage in order to keep the		
	$R_L = 10$ kilo ohm. If the input			plate current constant (in vo			
	output signal voltage will be	[RPMT 1995]			[CPMT 1990]		
	(a) 1.25 <i>volt</i>	(b) 5 <i>volt</i>		(a) 0.02	(b) 0.002		
	(c) 2.5 <i>volt</i>	(d) 10 <i>volt</i>		(c) 4.5	(d) 5.0		
12.	The amplification factor of a tr		ential is		stic of a vacuum tube diode for certain		
	reduced by 0.2 <i>volt</i> then to keep			operating point on the curve	e is $10^{-3}  rac{mA}{V}$ . The plate resistance of		
	voltage is to be increased by			the diode and its nature respectively			
	() is $h$		1993, 95]		[MP PMT 1990]		
	(a) 10 <i>volt</i>	(b) 4 volt		(a) 100 kilo-ohms static	(b) 1000 <i>kilo-ohms</i> static		
	(c) 40 <i>volt</i>	(d) 100 <i>volt</i>		(c) 1000 <i>kilo-ohms</i> dynamic			
13.	For a triode $r_p = 10$ kilo ohm resistance is double of plate re				nductance of $2 \times 10^{-3} mho$ and an The anode is connected through a		
	gain will be		MT 1994]	•	ns to a 250 volts supply. The voltage		
	(a) 10	(b) 20		gain of this amplifier is	<i>ms</i> to a 250 <i>voits</i> supply. The voitage [ <b>MP PMT 1989</b> ]		
	(c) 15	(d) 30		(a) 50	(b) 25		
14.	The amplification produced by a	. ,	of	(c) 100 [AFMC 1994	(d) 12.5		
	(a) Filament	(b) Cathode	23.	•	the anode per second. If the power		
	(c) Grid	(d) Plate		consumed is 448 <i>milliwatts</i> , t	then the plate (anode) voltage is		
15.	In an experiment, the saturation	n in the plate current in a	diode is	(a) 150 V	(b) 200 <i>V</i>		
	observed at 240 V. But a stude			(c) $14 \times 448V$	(d) $448/14V$		
	current. It can be done, if	[MNR 1994]	24.		alve, there is no change in the plate		
	(a) The plate voltage is increase	ed further		current, when the plate potential is increased from 200 <i>volt</i> to 220 <i>volt</i> and the grid potential is decreased from – 0.5 <i>volt</i> to –1.3 <i>volt</i>			
	(b) The plate voltage is decreas	ed		The amplification factor of th			
	(c) The filament current is dec	reased			[MP PMT 1989]		
	(d) The filament current is incr	reased		(a) 15	(b) 20		
16.	In a triode amplifier, the value of	f maximum gain is equal to		(c) 25	(d) 35		
		•	MT 1992] 25.	•	of a triode $(\mu)$ is 22 and its plate		
	(a) Half the amplification factor	r		resistance is 6600 <i>ohm</i> , the is mho is	n the mutual conductance of this valve [MP PMT 1989]		
	(b) Amplification factor						
	(c) Twice the amplification fact	or		(a) $\frac{1}{300}$	(b) $25 \times 10^{-2}$		
	(d) Infinity				(1) 0.07 $10^{-2}$		
17.	For a given triode $\mu = 20$ . T		mes the	(c) $2.5 \times 10^{-2}$	(d) $0.25 \times 10^{-2}$		
	anode resistance. The maximum		26.	For a triode, at $V_g = -1$ vol	<i>It,</i> the following observations were taken		
	(2) 16	-	MT 1992]	$V_p = 75V, I_p = 2mA$ , $V_p$	$I_p = 100V, I_p = 4mA$ . The value of		
	(a) 16 (c) 10	<ul><li>(b) 12</li><li>(d) None of the above</li></ul>		plate resistance will be	[MP PMT 1989]		
18			MT 1992]	(a) 25 <i>k</i> Ω	(b) 20.8 <i>k</i> Ω		
18.	The voltage gain of a triode depe	ends upon [CP	MT 1992]	(a) 23 K2	(b) 20.8 <b>K</b> 2		

		~	Fallensing 1 1	1 ·	
	(c) 12.5 $k\Omega$ (d) 100 $k\Omega$	36.	Following is the relati $I = AT^2 e^{qt/V_L}$ then value		Ũ
•	The triode constant is out of the following [RPMT 1989]			1	
	(a) Plate resistance (b) Amplification factor		(a) $\frac{V}{kT}$	(b)	$\frac{kV}{T}$
	(c) Mutual conductance (d) All the above				1
•	The unit of mutual conductance of a triode valve is		(c) $\frac{kT}{V}$	(d)	$\frac{VT}{k}$
	[MP PMT 1988]	37.	Which one is correct relation	n for theri	mionic emission
	(a) Siemen (b) <i>Ohm</i>				[RPMT 2000
	<ul><li>(c) <i>Ohm metre</i></li><li>(d) <i>Joule Coulomb</i></li><li>With a change of load resistance of a triode, used as an amplifier,</li></ul>		(a) $J = AT^{1/2}e^{-\phi/kT}$	(b)	$J = AT^2 e^{-\phi/kT}$
•	from 50 <i>kilo ohms</i> to 100 <i>kilo ohms</i> , its voltage amplification changes from 25 to 30. Plate resistance of the triode is	-0	(c) $J = AT^{3/2}e^{-\phi/kT}$ [MP PET 1986] 1: 1		$J = AT^2 e^{-\phi/2kT}$ creased from 100 <i>volt</i> to 150 <i>vo</i>
	(a) 25 $k\Omega$ (b) 75 $k\Omega$	38.			A to 12 <i>mA</i> . The dynamic plasti
	(c) 7.5 $k\Omega$ (d) 2.5 $k\Omega$		resistance will be		MT 2000]
	Select the correct statements from the following		(a) 10 <i>k</i> Ω	(b)	11 <i>k</i> Ω
	[IIT-JEE 1984]		(c) 15 $k\Omega$	(d)	11.1 <i>k</i> Ω
	(a) A diode can be used as a rectifier	39.	In a diode valve, the state of	( )	
	(b) A triode cannot be used as a rectifier	0.5	(a) High plate voltage and		
	<ul><li>(c) The current in a diode is always proportional to the applied</li></ul>		(b) Low filament current a		
	voltage		(c) Low plate voltage and h	<b>e</b> .	0
	(d) The linear portion of the 1–V characteristic of a triode is used		(d) High filament current a	e	·
	for amplification without distortion	40.	Plate resistance of two	triode va	lves is 2 $K\Omega$ and 4 $K\Omega$
	The introduction of a grid in a triode valve affects plate current by				lves is 40. The ratio of voltag
	$(a)\;\;$ Making the thermionic emission easier at low temperature		amplification, when used wit	h4 κΩ lo	oad resistance, will be
	(b) Releasing more electrons from the plate		(a) 10	(b)	4
	(c) By increasing plate voltage		(a) 10	(b)	3
					16
	(d) By neutralising space charge		(c) $\frac{3}{2}$	(d)	10
•	Before the saturation state of a diode at the plate voltages of 400 $V$		(c) $\frac{3}{4}$	(d)	$\frac{16}{3}$
•	Before the saturation state of a diode at the plate voltages of 400 $V$ and 200 $V$ respectively the currents are $i$ and $i$ respectively. The	41.	(c) $\frac{3}{4}$ Diode is used as a/an	(d)	10 3 [AllMS 1999
•	Before the saturation state of a diode at the plate voltages of 400 $V$ and 200 $V$ respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i</i> / <i>i</i> will be	41.	4		5
	Before the saturation state of a diode at the plate voltages of 400 $V$ and 200 $V$ respectively the currents are $i$ and $i$ respectively. The	41.	4 Diode is used as a/an	(b)	[A11MS 1999
•	Before the saturation state of a diode at the plate voltages of 400 $V$ and 200 $V$ respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i</i> / <i>i</i> will be	41. 42.	4 Diode is used as a/an (a) Oscillator (c) Rectifier	(b) (d)	[ <b>A11MS 1999</b> Amplifier Modulator
•	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i</i> / <i>i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$	·	4 Diode is used as a/an (a) Oscillator (c) Rectifier	(b) (d)	[ <b>AIIMS 1999</b> Amplifier
•	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) 1/2	·	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t	(b) (d) o get smo	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie
•	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be	·	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called	(b) (d) o get smo	[A11MS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000
•	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) 3 mA (b) 8 mA	42.	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called (a) Filter (c) Full wave rectifier	(b) (d) o get smo (b) (d)	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) 3 mA (b) 8 mA (c) 13 mA LU12 A	·	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called (a) Filter (c) Full wave rectifier Which of the following does	(b) (d) o get smo (b) (d) not vary	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ 1.112 A 1.112 A + $1.125 A+$ $1.125 A+$ $1.125 A+$ $1.125 A$	42.	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called (a) Filter (c) Full wave rectifier Which of the following does (a) g	(b) (d) o get smo (b) (d)	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ (d) $18 mA$ Coating of strontium oxide on Tungsten cathode in a valve is good	42.	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called (a) Filter (c) Full wave rectifier Which of the following does	(b) (d) o get smo (b) (d) not vary	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 \ mA$ (b) $8 \ mA$ (c) $13 \ mA$ (d) $18 \ mA$ LII2 A (d) $18 \ mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998]	42.	4 Diode is used as a/an (a) Oscillator (c) Rectifier The electrical circuits used t circuit is called (a) Filter (c) Full wave rectifier Which of the following does (a) g	(b) (d) o get smo (b) (d) not vary (b) (d)	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ LI12 A $P$ $I_{12} A$ $I_{12} A$ $I_{12} A$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function decreases	<b>42.</b> <b>43</b> .	<ul> <li>4</li> <li>Diode is used as a/an</li> <li>(a) Oscillator</li> <li>(c) Rectifier</li> <li>The electrical circuits used to circuit is called</li> <li>(a) Filter</li> <li>(c) Full wave rectifier</li> <li>Which of the following does</li> <li>(a) g.</li> <li>(c) μ</li> </ul>	(b) (d) o get smo (b) (d) not vary v (b) (d) used	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000]
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function decreases (b) Work function increases	<b>42.</b> <b>43</b> .	<ul> <li>4</li> <li>Diode is used as a/an</li> <li>(a) Oscillator</li> <li>(c) Rectifier</li> <li>The electrical circuits used to circuit is called</li> <li>(a) Filter</li> <li>(c) Full wave rectifier</li> <li>Which of the following does</li> <li>(a) <i>g</i>.</li> <li>(c) μ</li> <li>The grid in a triode valve is</li> </ul>	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 \ mA$ (b) $8 \ mA$ (c) $13 \ mA$ (d) $18 \ mA$ (d) $18 \ mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function increases (b) Work function increases (c) Conductivity of cathode increases	<b>42.</b> <b>43</b> .	4Diode is used as a/an(a) Oscillator(c) RectifierThe electrical circuits used tocircuit is called(a) Filter(c) Full wave rectifierWhich of the following does(a) $g_{-}$ (c) $\mu$ The grid in a triode valve is(a) To increases the thermini	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis cathode c	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion urrent
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are i and i respectively. The ratio i/i will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ (l) $1998$ ] (a) Work function decreases (b) Work function increases (c) Conductivity of cathode increases (d) Cathode can be heated to high temperature	<b>42.</b> <b>43</b> .	4Diode is used as $a/an$ (a) Oscillator(c) RectifierThe electrical circuits used tcircuit is called(a) Filter(c) Full wave rectifierWhich of the following does(a) $g_{_{-}}$ (c) $\mu$ The grid in a triode valve is(a) To increases the thermain(b) To control the plate to(c) To reduce the inter-elect	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis cathode c	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion urrent
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function increases (b) Work function increases (c) Conductivity of cathode increases (d) Cathode can be heated to high temperature Correct relation for triode is [RPMT 2000]	<b>42.</b> <b>43</b> .	4Diode is used as a/an(a) Oscillator(c) RectifierThe electrical circuits used tocircuit is called(a) Filter(c) Full wave rectifierWhich of the following does(a) $g_{.}$ (c) $\mu$ The grid in a triode valve is(a) To increases the thermini(b) To control the plate to(c) To reduce the inter-elect(d) To keep cathode at comparison	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis cathode c cathode c cathode cap stant pote	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion urrent pacity ential n factor is 20 and mutua
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) 1/2 The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ (l) $18 mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function decreases (b) Work function increases (c) Conductivity of cathode increases (d) Cathode can be heated to high temperature Correct relation for triode is [RPMT 2000] (a) $\mu = g_m \times r_p$ (b) $\mu = \frac{g_m}{r_p}$	42. 43. 44.	4Diode is used as a/an(a) Oscillator(c) RectifierThe electrical circuits used tocircuit is called(a) Filter(c) Full wave rectifierWhich of the following does(a) $g_{.}$ (c) $\mu$ The grid in a triode valve is(a) To increases the thermine(b) To control the plate to(c) To reduce the inter-elect(d) To keep cathode at coming a triode valve the arrival	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis cathode c cathode c cathode cap stant pote	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion urrent pacity ential n factor is 20 and mutua stance is
	Before the saturation state of a diode at the plate voltages of 400 V and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The ratio <i>i/i</i> will be (a) $\sqrt{2}/4$ (b) $2\sqrt{2}$ (c) 2 (d) $1/2$ The value of plate current in the given circuit diagram will be (a) $3 mA$ (b) $8 mA$ (c) $13 mA$ (d) $18 mA$ Coating of strontium oxide on Tungsten cathode in a valve is good for thermionic emission because [RPMT 1998] (a) Work function increases (b) Work function increases (c) Conductivity of cathode increases (d) Cathode can be heated to high temperature Correct relation for triode is [RPMT 2000]	42. 43. 44.	4Diode is used as a/an(a) Oscillator(c) RectifierThe electrical circuits used tocircuit is called(a) Filter(c) Full wave rectifierWhich of the following does(a) $g_{.}$ (c) $\mu$ The grid in a triode valve is(a) To increases the thermine(b) To control the plate to(c) To reduce the inter-elect(d) To keep cathode at coming a triode valve the arrival	(b) (d) o get smo (b) (d) not vary v (b) (d) used ionic emis cathode c ctrode cap stant pote nplification plate resi	[AIIMS 1999 Amplifier Modulator oth d.c. output from a rectifie [KCET 2000 Amplifier Oscillator with plate or grid voltages <i>R</i> Each of them varies [UPSEAT 2000] sion urrent pacity ential n factor is 20 and mutua

	1578 Electronics		
	(c) $2 \times 10^{\circ} \Omega$	(d) $2 \times 10^{\circ} \Omega$	
46.	The thermionic emission of e	lectron is due to	(a) 40
		[UPSEAT 2000]	(c) 33.3
	(a) Electromagnetic field	(b) Electrostatic field	<ol> <li>The curren</li> <li>1.2 V is 7.5</li> </ol>
	(c) High temperature	(d) Photoelectric effect	becomes 5.
47.		a triode is 50. If the grid potential is	(a) 2 <i>mili</i>
		ncrease in plate potential will keep the	(c) 4 mili
	plate current unchanged	[RPMT 1999]	57. Select the c (a) In a fi
	(a) 5 V	(b) 10 V	(b) In a fi
	(c) 0.2 V	(d) 50 V	(c) The e
48.	The slope of plate cha	racteristic of a vacuum diode is	(d) The fi
	$2 \times 10^{-2} mA / V$ . The plate	resistance of diode will be	<b>58.</b> The amplif
		[RPMT 1999]	kilo ohms.
	(a) 50 Ω	(b) 50 <i>k</i> Ω	(a) 2×1
	-		
	(c) 500 $k\Omega$	(d) 500 kΩ	(c) 500 m
19.		riode amplifier is 2.5 <i>mili mho</i> having nplification 10. Find the load resistance	[RP/
			[
	(a) $5 k\Omega$	(b) 25 $k\Omega$	
	(c) 20 $k\Omega$	(d) 50 $k\Omega$	
<b>60</b> .	•	triode is 18 and its plate resistance is 8	
	× 10.2. A load resistance of The voltage gain will be	10 $\Omega$ is connected in the plate circuit.	
	0.0	[RPMT 2002]	
	(a) 30	(b) 20	
	(c) 10	(d) 1	
1.	The ripple factor in a half wa		
	(a) 1.21 (c) 0.6	<ul><li>(b) 0.48</li><li>(d) None of these</li></ul>	
2.	The correct relation for a tric		
	(a) $g_m = \frac{\Delta I_p}{\Delta V_p} \bigg _{V_g = constt.}$	(b) $g_m = \frac{\Delta I_p}{\Delta V_g}\Big _{V_p = constit.}$	
	$\Delta \mathbf{v}_p \mid_{V_g = constt.}$	$\Delta \mathbf{V}_g \mid_{V_p = constt.}$	
	(c) Both	(d) None of these	
53.	In a diode valve the catho function)	de temperature must be ( $\phi$ = work [ <b>RPET 2002</b> ]	
	(a) High and $\phi$ should be hi	igh	
	(b) High and $\phi$ should be lo	W	
	(c) Low and $\phi$ should be high	gh	
	(d) Low and $\phi$ should be high	gh	
54.		triode is 2.5 $ imes$ 10 $\Omega$ and mutual What will be the value of amplification [RPET 2002]	
	(a) 50	(b) $1.25 \times 10^{-10}$	
	(c) 75	(d) $2.25 \times 10^{-10}$	
	-1 1 6 . 1 .	1.6	

**55.** Plate voltage of a triode is increased from 200 V to 225 V. To maintain the plate current, change in grid voltage from 5 V to 5.75 V is needed. The amplification factor is

			[RPET	2002]
(a)	40	(b)	45	
(c)	33.3	(d)	25	
1.2	current in a triode at anode V is 7.5 <i>mA</i> . If grid potential omes 5.5 <i>mA</i> . the value of tra	is ch	anged to $-2.2$ V, the cu	
(a)	2 mili mho	(b)	3 mili mho	
(c)	4 mili mho	(d)	0.2 <i>mili mho</i>	
Sele	ct the correct statement		[RPMT	2003]
(a)	In a full wave rectifier, two	diode	s work alternately	

- b) In a full wave rectifier, two diodes work simultaneously
- (c) The efficiency of full wave and half wave rectifiers is same
- (d) The full wave rectifier is bi-directional
- 58. The amplification factor of a triode is 20. Its plate resistance is 10 kilo ohms. Mutual conductance is

## [MNR 1992; Orissa JEE 2005]

(a) $2 \times 10^5$ mho	(b)	$2 \times 10^4$ mho
-------------------------	-----	---------------------

(c) 500 *mho* (d)  $2 \times 10^{-3}$  *mho* 

[RPMT 2001]

[CBSE PMT 2001]



## **Objective Questions**

A silicon speciman is made into a P-type semi-conductor by 1. dopping, on an average, one Indium atom per  $5 \times 10^7$  silicon atoms. If the number density of atoms in the silicon specimen is  $5\!\times\!10^{28}\,\mathrm{atoms}\ /\,m^3\,$  then the number of acceptor atoms in silicon per cubic centimetre will be

#### [MP PMT 1993, 2003]

(a)	$2.5 \times 10^{30}$ atoms / cn	$i^{3}$ (b)	$1.0 \times 10^{13}$	$3 atoms / cm^{3}$
-----	---------------------------------	-------------	----------------------	--------------------

- (c)  $1.0 \times 10^{15} a toms / cm^3$ (d)  $2.5 \times 10^{36} a toms / cm^3$
- The probability of electrons to be found in the conduction band of 2 an intrinsic semiconductor at a finite temperature

## [IIT-JEE 1995; DPMT 2004]

- (a) Decreases exponentially with increasing band gap
- (b) Increases exponentially with increasing band gap
- (c) Decreases with increasing temperature
- Is independent of the temperature and the band gap (d)
- The typical ionisation energy of a donor in silicon is з.

#### [IIT-JEE 1992]


- $10.0\,eV$ (b) 1.0 *eV* (a)
- (d) 0.001 eV 0.1 eV(c)
- In *PN*-junction diode the reverse saturation current is  $10^{-5}$  amp 4. at  $27^{\circ}C$ . The forward current for a voltage of 0.2volt is
  - $2037.6 \times 10^{-3} amp$ (b)  $203.76 \times 10^{-3} amp$ (a)
  - $20.376 \times 10^{-3} amp$ (d)  $2.0376 \times 10^3 amp$ (c)


 $[\exp(7.62) = 2038.6, K = 1.4 \times 10^{-23} J / K]$ 

- When a potential difference is applied across, the current passing 5. through [IIT-JEE 1999]
  - (a) An insulator at 0K is zero
  - (b) A semiconductor at 0K is zero
  - (c) A metal at 0K is finite

7.

- (d) A *P-N* diode at 300K is finite, if it is reverse biased
- 6. A 2*V* battery is connected across the points *A* and *B* as shown in the figure given below. Assuming that the resistance of each diode is zero in forward bias and infinity in reverse bias, the current supplied by the battery when its positive terminal is connected to *A* is [UPSEAT 2002]







- (b) 2 *mA*
- (c) 2.5 mA
- (d) 3 mA


8.


10.


- A P-type semiconductor has acceptor levels 57 meV above the valence band. The maximum wavelength of light required to create a hole is (Planck's constant  $h = 6.6 \times 10^{-34}$  *J-s*)
  - (b)  $57 \times 10^{-3} \text{ Å}$ (a) 57 Å
  - (d)  $11.61 \times 10^{-33} \text{ Å}$ (c) 217100 Å
- Current in the circuit will be 9.












- (a) 5.2 (b) - 15.7
- (c) 24.8 (d) - 48.78
- In the following common emitter configuration an NPN transistor with current gain  $\beta$  = 100 is used. The output voltage of the amplifier will be [AIIMS 2003]




- In semiconductor the concentrations of electrons and holes are 8 imes $10^{-}/m$  and  $5 \times 10^{-}/m$  respectively. If the mobilities of electrons and hole are 2.3 *m*/volt-sec and 0.01 *m*/volt-sec respectively, then semiconductor is
  - (a) N-type and its resistivity is 0.34 ohm-metre
  - (b) P-type and its resistivity is 0.034 ohm-metre
  - N-type and its resistivity is 0.034 ohm-metre (c)
  - (d) *P*-type and its resistivity is 3.40 *ohm-metre*

12.


13.

11.

14. A sinusoidal voltage of peak value 200 volt is connected to a diode and resistor R in the circuit shown so that half wave rectification occurs. If the forward resistance of the diode is negligible compared to R the rms voltage (in volt) across R is approximately




15. The junction diode in the following circuit requires a minimum current of 1 mA to be above the knee point (0.7 V) of its 1-V characteristic curve. The voltage across the diode is independent of current above the knee point. If  $V_{i} = 5 V$ , then the maximum value of R so that the voltage is above the knee point, will be



(c) 
$$4.3 \Omega$$
 (d)  $860 \Omega$ 

16. In the circuit given below, V(t) is the sinusoidal voltage source, voltage drop V(t) across the resistance *R* is



- (b) Is full wave rectified
- (c) Has the same peak value in the positive and negative half cycles
- (d) Has different peak values during positive and negative half cvcle
- The peak voltage in the output of a half-wave diode rectifier fed 17. with a sinusoidal signal without filter is 10 V. The dc component of the output voltage is [CBSE PMT 2004]

(c) 10 V (d) 
$$20/\pi V$$

18. A transistor is used as an amplifier in CB mode with a load resistance of 5  $k \Omega$  the current gain of amplifier is 0.98 and the input resistance is 70  $\Omega$ , the voltage gain and power gain [Pb. PET 2003] respectively are


(a) 70, 68.6	(b)	80, 75.6
--------------	-----	----------

- 60, 66.6 (d) 90, 96.6 (c)
- 19. The Bohr radius of the fifth electron of phosphorus (atomic number = 15) acting as dopant in silicon (relative dielectric constant = 12) is

(c) 21.2 Å

## (d) None of these


In the following circuits PN-junction diodes D, D and D are ideal 20. for the following potential of A and B, the correct increasing order of resistance between A and B will be



The circuit shown in following figure contains two diode D and Deach with a forward resistance of 50 ohms and with infinite backward resistance. If the battery voltage is 6 V, the current through the 100 ohm resistance (in amperes) is



10Ω




Find V 22.

21.

[RPMT 2000] (a) 10 V 10Ω (b) 20 V 30 V (c) 30 V

10O (d) None of these

A diode is connected to 220 V(rms) ac in series with a capacitor as 23. shown in figure. The voltage across the capacitor is




24. A potential difference of 2 V is applied between the opposite faces of a Ge crystal plate of area 1 cm and thickness 0.5 mm. If the concentration of electrons in Ge is 2 imes 10°/m and mobilities of electrons and holes are  $0.36 \frac{m^2}{volt-sec}$  and  $0.14 \frac{m^2}{volt-s}$ volt - secrespectively, then the current flowing through the plate will be




25. The contribution in the total current flowing through a semiconductor due to electrons and holes are  $\frac{3}{4}$  and  $\frac{1}{4}$  respectively. If the drift velocity of electrons is  $\frac{5}{2}$  times that of holes at this temperature, then the ratio of concentration of electrons and holes is


- 26. Ge and Si diodes conduct at 0.3 V and 0.7 V respectively. In the following figure if Ge diode connection are reversed, the valve of V changes by [Based on Roorkee 2000]




**27.** In the circuit shown in figure the maximum output voltage V is



**28.** In the following circuit find *I* and *I* 



**29.** For the transistor circuit shown below, if  $\beta = 100$ , voltage drop between emitter and base is 0.7 V then value of V will be




**30.** In *NPN* transistor, 10<sup>-</sup> electrons en ers in emitter region in 10<sup>-</sup> sec. If 2% electrons are lost in base region the  $H_{\pm}$  collector current and current amplification factor ( $\beta$ ) respectively are

(c) 2 *mA*, 25

(d) 2.25 *mA*, 100

**31.** The following configuration of gate is equivalent to







**32.** Figure gives a system of logic gates. From the study of truth table it can be found that to produce a high output (1) at *R*, we must have

(a) X = 0, Y = 1


- (b) X = 1, Y = 1 X = 1(c) X = 1, Y = 0 Y = 1



**33.** The combination of gates shown to pre-



**34.** The shows two NAND gates followed by a NOR gate. The system is equivalent to the following logic gate



- **35.** The diagram of a logic circuit is given below. The output F of the circuit is represented by
  - (a) W.(X+Y)
  - (b)  $W \cdot (X \cdot Y)$
  - (c)  $W + (X \cdot Y)$

36.

- (d) W + (X + Y)
- The plate current *i* in a triode value is given  $i_p = K(V_p + \mu V_g)^{3/2}$  where *i* is in milliampere and *V* and *V* are in *volt*. If r = 10 ohm, and  $g_m = 5 \times 10^{-3}$  mho, then for  $i_p = 8 \text{ mA}$  and  $V_p = 300 \text{ volt}$ , what is the value of *K* and grid cut off voltage [Roorkee 1992]

(a) 
$$-6V$$
, (30)<sup>3/2</sup> (b)  $-6V$ , (1/30)<sup>3/2</sup>

(c) + 6 V, (30)<sup>10</sup> (d) + 6 V, (1/30)<sup>10</sup>

- **37.** The linear portions of the characteristic curves of a triode valve give the following readings [Roorkee 1985]
  - $V_{g}$  (volt) 0 2 4 6

$I_p(mA)$ for $V_p = 150$ volts	15	12.5	10	7.5
$I_p(mA)$ for $V_p = 120$ volts	10	7.5	5	2.5

The plate resistance is

- (a) 2000 *ohms* (b) 4000 *ohms*
- (c) 8000 *ohms* (d) 6000 *ohms*
- **38.** The relation between dynamic plate resistance (r) of a vacuum diode and plate current in the space charge limited region, is

(a) 
$$r_p \propto I_p$$
  
(b)  $r_p \propto I_p^{3/2}$   
(c)  $r_p \propto \frac{1}{I_p}$   
(d)  $r_p \propto \frac{1}{(I_p)^{1/3}}$ 


**39.** The relation between I and V for a triode is

 $I_p = (0.125V_p - 7.5)mA$ 

Keeping the grid potential constant at 1V, the value of r will be

(a)	8 <i>k</i> Ω	(b)	4 <i>k</i> Ω
(c)	2 <i>k</i> Ω	(d)	8 <i>k</i> Ω

**40.** An alternating voltage of 141.4 *V* (*rms*) is applied to a vacuum diode as shown in the figure. The maximum potential difference across the condenser will be



- **41.** A metallic surface with work function of 2 eV, on heating to a temperature of 800 K gives an emission current of 1 mA. If another metallic surface having the same surface area, same emission constant but work function 4 eV is heated to a temperature of 1600 K, then the emission current will be
  - (a) 1 *mA* (b) 2 *mA* (c) 4 *mA* (d) None of these
- **42.** A change of 0.8 *mA* in the anode current of a triode occurs when the anode potential is changed by 10 *V*. If  $\mu = 8$  for the triode, then what change in the grid voltage would be required to produce a change of 4 *mA* in the anode current

(a) $0.25 V$ (b) $0.10$	(a)	6.25 V	(b)	0.16 V
-------------------------	-----	--------	-----	--------

(c) 15.2 V (d) None of these

**43.** The plate current in a triode is given by

$$I_p = 0.004 \left( V_p + 10 V_g \right)^{3/2} mA$$

where *I*, *V* and *V* are the values of plate current, plate voltage and grid voltage, respectively. What are the triode parameters  $\mu$ , *r* and *g* for the operating point at  $V_p = 120 \text{ volt}$  and  $V_g = -2 \text{ volt}$ ?

(a) 10, 16.7 
$$k\Omega$$
, 0.6 m mho (b) 15, 16.7  $k\Omega$ , 0.06 m mho

(c) $20, 0 \times 2, 10. / m mno$ (d) None of the	(c)	) 20, 6 $k\Omega$ , 16.7 m mho	(d) None of these
---	-----	--------------------------------	-------------------

- 44. A triode whose mutual conductance is 2.5 *m A/volt* and anode resistance is 20 *kilo ohm*, is used as an amplifier whose amplification is 10. The resistance connected in plate circuit will be [MP PET 1989; RPMT 1998]
  - (a)  $1 k\Omega$  (b)  $5 k\Omega$
  - (c) 10  $k\Omega$  (d) 20  $k\Omega$

**45.** In the grid circuit of a triode a signal  $E = 2\sqrt{2} \cos \omega t$  is applied. If  $\mu = 14$  and  $r = 10 \ k\Omega$  then root mean square current flowing through  $R_L = 12 \ k\Omega$  will be

- (a) 1.27 *mA* (b) 10 *mA*
- (c) 1.5 *mA* (d) 12.4 *mA*
- **46.** For a triode  $\mu = 64$  and  $g_{\perp} = 1600 \ \mu$  mho. It is used as an amplifier and an input signal of 1V (*rms*) is applied. The signal power in the load of 40  $k\Omega$  will be
  - (a) 23.5 *mW* (b) 48.7 *mW*
  - (c)  $25.6 \ mW$  (d) None of these
- **47.** Amplification factor of a triode is 10. When the plate potential is 200 *volt* and grid potential is -4 *volt*, then the plate current of 4mA is observed. If plate potential is changed to 160 *volt* and grid potential is kept at -7 *volt*, then the plate current will be
  - (a) 1.69 *mA* (b) 3.95 *mA*
  - (c) 2.87 (d) 7.02 *mA*
- **48.** On applying a potential of -1 *volt* at the grid of a triode, the following relation between plate voltage  $V_{(volt)}$  and plate current  $I_n(\operatorname{in} mA)$  is found


 $I_p = 0.125 V_p - 7.5$ 


If on applying -3 *volt* potential at grid and 300 *V* potential at plate, the plate current is found to be 5mA, then amplification factor of the triode is


- (a) 100 (b) 50
- (c) 30 (d) 20
- **49.** The slopes of anode and mutual characteristics of a triode are 0.02 $mA \ V$  and  $1 \ mA \ V$  respectively. What is the amplification factor of<br/>the valve[MP PMT 1990]

[AIIMS 2005]


- (a) 5 (b) 50
- (c) 500 (d) 0.5
- **50.** The voltage gain of the following amplifier is









**1.** The temperature (*T*) dependence of resistivity ( $\rho$ ) of a semiconductor is represented by [AlIMS 2004]




2. In a forward biased *PN*-junction diode, the potential barrier in the depletion region is of the form ... [KCET 2004]




**3.** Different voltages are applied across a *P-N* junction and the currents are measured for each value. Which of the following graphs is obtained between voltage and current






**4.** If the following input signal is sent through a *PN*-junction diode, then the output signal across *R* will be



**5.** The curve between charge density and distance near *P-N* junction will be




6. The resistance of a germanium junction diode whose V-I is shown in figure is  $(V_k = 0.3V)$ 

(a) 5  $k\Omega$ 


- (b) 0.2 *k*Ω
- (c) 2.3  $k\Omega$
- (d)  $\left(\frac{10}{2.3}\right)k\Omega$


10*mA* 

**7.** In the half-wave rectifier circuit shown. Which one of the following wave forms is true for  $V_{CD}$ , the output across *C* and *D*?




**8.** The output in the incuit of figure is taken across a capacitor. It is as shown in figure







A full wave rectifier circuit along with the input and output voltages is shown in the figure




(c) B, C
(d) A, D
A source voltage of 8V drives the diode in fig. through a current-limiting resistor of 100 *ohm.* Then the magnitude of the slope load line on the V-I characteristics of the diode is



The *i-V* characteristic of a *P-N* junction diode is shown below. The approximate dynamic resistance of the *P-N* junction when a forward bias of 2 volt is applied



The given figure shows the wave forms for two inputs A and B and that for the output Y of a logic circuit. The logic circuit is




10.


9.

n.


12.




14. The variation of anode current in a triode corresponding to a change in grid potential at three different values of the plate potential is shown in the diagram. The mutual conductance of the triode is




**15.** The point representing the cut off grid voltage on the mutual characteristic of triode is





**16.** For a thermionic emitter (metallic) if *J* represents the current density and *T* is its absolute temperature then the correct curve I




17. If the thermionic current/density is *J* and emitter temperature is *T* then the curve between  $\frac{J}{T^2}$  and  $\frac{1}{T}$  will be










20. The correct curve between voltage gain  $(A_{\rm v})$  and load resistance  $(R_L)$  is








The plate characteristic curve of a diode in space charge limited 22. region is as shown in the figure. The slope of curve at point P is 5.0 mA/V. The static plate resistance of diode will be




23.

(a) A


The ratio of thermionic currents (1/1) for a metal when the temperature is slowly increased  $T_0$  to T as shown in figure. (1 and *I* are currents at *T* and respectively). Then which one is correct?



(c) C The frequency response curve of RC coupled amplifier is shown in 24. figure. The band width of the amplifier will be




25. The figure represents variation of triode parameter ( $\mu$  or r or g) with the plate current. The correct variation of  $\mu$  and r are given, respectively by the curves




26.


(c) A and C (d) None of the above The mutual characteristic curves of a triode are as shown in figure.




For the diode, the characteristic curves are given at different 27. temperature. The relation between the temperatures is




The output current versus time curve of a rectifier is shown in the 28. figure. The average value of the output current in this case is



Which of the following figures correctly shows the phase relation 29. between the input signal and the output signal of triode amplifier



In the figure four plate characteristics of a triode at different grid voltage are shown. The difference between successive grid voltage is 1 V. Which curve will have maximum grid voltage and what is its value?



# Assertion & Reason

## For AIIMS Aspirants

Read the assertion and reason carefully to mark the correct option out of the options given below:

- If both assertion and reason are true and the reason is the correct (a) explanation of the assertion.
- *(b)* If both assertion and reason are true but reason is not the correct explanation of the assertion.
- If assertion is true but reason is false. (c)

30.

- (d)If the assertion and reason both are false.
- (e) If assertion is false but reason is true.


[RPET 1990]

1.	Assertion	:	The logic gate NOT can be built using diode.
	Reason	:	The output voltage and the input voltage of the diode have $180^\circ$ phase difference.
			[AIIMS 2005]
2.	Assertion	:	The number of electrons in a <i>P</i> -type silicon semiconductor is less than the number of electrons in a pure silicon semiconductor at room temperature.
	Reason	:	It is due to law of mass action. [AIIMS 2005]
3.	Assertion	:	In a common emitter transistor amplifier the input current is much less than the output current.
	Reason	:	The common emitter transistor amplifier has very high input impedance. [AlIMS 2005]
4.	Assertion	:	A transistor amplifier in common emitter configuration has a low input impedence.
	Reason	:	The base to emitter region is forward biased.
			[AllMS 2004]
5.	Assertion	:	The resistivity of a semiconductor increases with temperature.
	Reason	:	The atoms of a semiconductor vibrate with larger amplitude at higher temperature there by increasing it's resistivity. [AIIMS 2003]
6.	Assertion	:	If the temperature of a semiconductor is increased then it's resistance decreases.
	Reason	:	The energy gap between conduction band and valence band is very small [AIIMS 1997]
7.	Assertion	:	The temperature coefficient of resistance is positive for metals and negative for <i>P-type</i> semiconductor.
	Reason	:	The effective charge carriers in metals are negatively charged whereas in <i>P</i> -type semiconductor they are positively charged.
			[AIIMS 1996]
8.	Assertion	:	Electron has higher mobility than hole in a semiconductor.
	Reason	:	Mass of electron is less than the mass of hole.
9.	Assertion	:	An <i>N</i> -type semiconductor has a large number of electrons but still it is electrically neutral.
	Reason	:	An <i>N</i> -type semiconductor is obtained by doping an intrinsic semiconductor with a pentavalent impurity.
10.	Assertion	:	The crystalline solids have a sharp melting point.
	Reason	:	All the bonds between the atoms or molecules of a crystalline solids are equally strong, that they get broken at the same temperature.
11.	Assertion	:	Silicon is preferred over germanium for making semiconductor devices.
	Reason	:	The energy gap for germanium is more than the energy gap of silicon.
12.	Assertion	:	We can measure the potential barrier of a <i>PN</i> junction by putting a sensitive voltmeter across its terminals.
	Reason	:	The current through the <i>PN</i> junction is not same in forward and reversed bias.
13.	Assertion	:	Semiconductors do not Obey's Ohm's law.
	Reason	:	Current is determined by the rate of flow of charge carriers.

14.	Assertion	: Two <i>P-N</i> junction diodes placed back to back, wil as a <i>NPN</i> transistor.	1
	Reason	: The <i>P</i> -region of two <i>PN</i> junction diodes back to back will form the base of <i>NPN</i> transistor.	D
15.	Assertion	: In transistor common emitter mode as an amplifier is preferred over common base mode.	S
	Reason	: In common emitter mode the input signal is connected in series with the voltage applied to the base emitter function.	
16.	Assertion	: The dominant mechanism for motion of charge carriers in forward and reverse biased silicon <i>P-1</i> junction are drift in both forward and reverse bias.	
	Reason	: In reverse biasing, no current flow through the junction.	2
17.	Assertion	: A transistor is a voltage-operating device.	
	Reason	: Base current is greater than the collector current.	
18.	Assertion	: NAND or NOR gates are called digital building blocks.	3
	Reason	: The repeated use of NAND (or NOR) gates can produce all the basic or complicated gates.	ı
19.	Assertion	: At 0 K Germanium is a superconductor.	
	Reason	: At 0 K Germanium offers zero resistance.	
20.	Assertion	: Base in a transistor is made very thin as compared to collector and emitter regions.	1
	Reason	: Due to thin base power gain and voltage gain is obtained by a transistor.	
21.	Assertion	: The current gain in common base circuit is always less than one.	
	Reason	: At constant collector voltage the change in collector current is more than the change in emitter current.	
22.	Assertion	: <i>V-i</i> characteristic of <i>P-N</i> junction diode is same as that of any other conductor.	
	Reason	: <i>P-N</i> junction diode behave as conductor at room temperature.	
23.	Assertion	: Zener diode works on a principle of breakdown voltage.	
04	Reason Assertion	: Current increases suddenly after breakdown voltage	•
24.	Reason	<ul> <li>NOT gate is also called inverter circuit.</li> <li>NOT gate inverts the input order.</li> </ul>	
25.	Assertion	: In vacuum tubes (valves), vacuum is necessary fo	r
-0.		the movement of electrons between electrodes otherwise electrons collide with air particle and loses their energy.	s
	Reason	: In semiconductors devices, external heating or vacuum is not required.	r
26.	Assertion	: The following circuit represents 'OR' gate	
	Reason	: For the above circuit $Y = \overline{X} = \overline{A + B} = A + B$	
27.	Assertion	: A P-N photodiode is made from a semiconductor	r
		for which $E_{i} = 2.8 \ eV$ . This photo diode will no detect the wavelength of 6000 <i>nm</i> .	
	Reason	: A PN photodiode detect wavelength $\lambda$ if $\frac{hc}{\lambda} > E_g$	
28.	Assertion	: 29 is the equivalent decimal number of binary number 11101.	y
	Reason	: $(11101)_{,} = (1 \times 2^{i} + 1 \times 2^{i} + 1 \times 2^{i} + 0 \times 2^{i} + 1 \times 2^{i})_{,}$	

=(16+8+4+0+1)=(29)


- : When PN-junction is forward biased then motion of Assertion charge carriers at junction is due to diffusion. In reverse biasing. The cause of motion of charge is drifting.
- : In the following circuit emitter is reverse biased and Reason collector is forward biased.




30. Assertion


29.

: De-morgan's theorem  $\overline{A+B} = \overline{A} \cdot \overline{B}$  may be explained by the following circuit











: In the following circuit the potential drop across 31. Assertion the resistance is zero.



Reason : The given resistance has low value.



Semiconductors

1	с	2	b	3	d	4	b	5	b
6	b	7	b	8	C	9	d	10	a
11	b	12	a	13	a	14	d	15	С
16	b	17	b	18	b	19	c	20	c
21	d	22	b	23	ac	24	d	25	b
26	c	27	d	28	c	29	c	30	b
31	d	32	a	33	b	34	a	35	c
36	d	37	c	38	b	39	d	40	a
41	d	42	c	43	b	44	c	45	d
46	b	47	a	48	b	49	a	50	d
51	d	52	b	53	b	54	a	55	c
56	d	57	b	58	d	59	a	60	a
61	b	62	a	63	С	64	a	65	b
66	a	67	c	68	c	69	c	70	c
71	b	72	b	73	a	74	b	75	C
76	b	77	c	78	a	79	d	80	a
81	а	82	a	83	b	84	d	85	c
86	d	87	a	88	с	89	b	90	C
91	a	92	b	93	d	94	d	95	d
96	d	97	d	98	a	99	b	100	а
101	b								

## Semiconductor Diode

1	b	2	а	3	b	4	b	5	C
6	b	7	а	8	b	9	а	10	а
11	b	12	b	13	b	14	C	15	d
16	С	17	С	18	bc	19	C	20	d
21	d	22	b	23	d	24	C	25	С
26	b	27	b	28	b	29	C	30	b
31	b	32	C	33	d	34	C	35	d
36	a	37	b	38	b	39	d	40	а
41	b	42	а	43	b	44	а	45	а
46	b	47	b	48	а	49	C	50	d
51	d	52	а	53	с	54	C	55	b
56	d	57	а	58	а	59	C	60	а
61	b	62	С	63	а	64	C	65	а
66	b	67	C	68	C	69	d	70	а
71	C	72	a	73	d	74	d	75	С
76	а	77	C	78	C	79	С		

## **Junction Transistor**

1	a	2	c	3	а	4	d	5	d
6	b	7	d	8	b	9	b	10	b
11	C	12	d	13	d	14	a	15	b
16	b	17	d	18	b	19	ac	20	а

21	C	22	а	23	b	24	b	25	b
26	С	27	а	28	b	29	b	30	d
31	b	32	b	33	а	34	b	35	b
36	а	37	а	38	а	39	b	40	а
41	b	42	d	43	d	44	b		

# **Digital Electronics**

1	b	2	C	3	b	4	а	5	b
6	С	7	d	8	b	9	а	10	а
11	d	12	b	13	C	14	a	15	С
16	а	17	b	18	b	19	а	20	а
21	b	22	С	23	b	24	с	25	b
26	С	27	b	28	а	29	а	30	d
31	d								

## Valve Electronics

1	с	2	С	3	a	4	b	5	b
6	b	7	C	8	b	9	а	10	а
11	C	12	b	13	b	14	C	15	d
16	b	17	b	18	C	19	C	20	с
21	b	22	b	23	b	24	C	25	а
26	C	27	d	28	a	29	а	30	ad
31	d	32	C	33	C	34	а	35	а
36	C	37	b	38	d	39	b	40	с
41	C	42	b	43	d	44	b	45	С
46	C	47	b	48	b	49	а	50	с
51	а	52	b	53	b	54	а	55	С
56	a	57	a	58	d				

# **Critical Thinking Questions**

1	C	2	а	3	C	4	С	5	abd
6	а	7	а	8	С	9	b	10	b
11	d	12	С	13	а	14	b	15	а
16	d	17	b	18	а	19	a	20	С
21	b	22	a	23	d	24	d	25	а
26	b	27	b	28	d	29	C	30	a
31	b	32	C	33	d	34	b	35	С
36	b	37	d	38	d	39	d	40	b
41	C	42	a	43	а	44	b	45	а
46	C	47	a	48	а	49	b	50	b
			Grap	hical	Que	stion	S		
1	c	2	b	3	c	4	c	5	а

	1	590 E	lectro	onics					
6	b	7	b	8	C	9	b	10	а
11	b	12	а	13	d	14	а	15	d
16	а	17	c	18	c	19	а	20	C
21	c	22	c	23	а	24	b	25	с
26	с	27	b	28	с	29	а	30	d
		ŀ	Asser	tion	and	Reas	on		

1	d	2	a	3	с	4	а	5	d
6	a	7	b	8	a	9	b	10	a
11	C	12	е	13	е	14	d	15	b
16	d	17	d	18	a	19	d	20	а
21	C	22	d	23	a	24	a	25	b
26	а	27	a	28	а	29	b	30	C
31	b								

 $\mathbf{A}_{\mathbf{S}}$  Answers and Solutions

## **Solids and Crystals**

- (d) lonic bonds cone into being when atoms that have low ionization energies, and hence lose electrons rapidly, interact with other atoms that and to acquire excess electrons. The former atoms give up electrons to the latter and they there upon become positive and negative ions respectively.
- **2.** (d) For tetragonal, cubic and orthorhombic system  $\alpha = \beta = \gamma = 90^{\circ}$ .
- **3.** (d) Tourmaline crystal is biaxial.
- **4.** (a) The temperature co-efficient of resistance of conductor is positive.

5. (a) Density 
$$\rho = \frac{nA}{N(a)^3}$$

where n = 2 for bcc structure ,  $A = 39 \times 10^{9} kg$ ,

N = 6.02 × 10°, 
$$a = \frac{2}{\sqrt{3}}d = \frac{2}{\sqrt{3}} \times (4.525 \times 10^{-10})m$$

(d = nearest neighbour distance = distance between centres of two neighbouring atoms =  $\frac{a}{\sqrt{2}}$ )

On putting the values we get  $\rho$  = 907

- **6.** (a) The highest energy level which an electron can occupy in the valence band at 0 *K*, is called Fermi energy level.
- 7. (a) In a triclinic crystal  $a \neq b \neq c$  and  $\alpha \neq \beta \neq \gamma \neq 90^{\circ}$
- **8.** (b) Metallic solids are opaque because incident light is absorbed by the free electrons in a metal.
- 9. (a) In ionic bonding electrons are transferred from one type of atoms to the other type creating positive and negative ions. For example in *NaCl, Na* loses one electrons and *Cl* gains one so that *Na* and *Cl* ions have a stable shell structure.
- 10. (c) Wood is non-crystalline.

- (d) Cu has fcc structure, for fcc structure co-ordination number =
   12
- 12. (c) Vander Waal force is weak dipole-dipole interaction.
- **13.** (b)

14.

17.

- (a) The sodium chloride crystal structure has a *fcc* lattice with one chloride ion at each lattice point and one sodium ion half a cube length above it.
- **15.** (a) In *NaCl* crystal *Na* ion is surrounded by  $6 Cl^-$  ion, therefore coordination number of *Na* is 6.
- 16. (a) Sodium has *bcc* structure. The distance between body centre

a√3 a√2\_

nd a corner 
$$=\frac{\sqrt{3} a}{2}$$
  
 $=\frac{\sqrt{3} \times 4.225}{2} = 3.66 Å$ 

5

- .
- **18.** (b) For the *fcc* structure

\_

(d)

$$4r = (a^2 + a^2)^{1/2} = a\sqrt{2}$$

$$\Rightarrow r = \frac{a\sqrt{2}}{4} = \frac{a}{2\sqrt{2}}$$

19. (c) Metals reflects incident light by the vibrations of free electrons under the influence of electric field of incident wave. The conductivity of metals decreases with increase of temperature due to increase in random motion of free electrons. The bonding is therefore metallic.

20

21.

22.

(b) The nearest distance between two atoms in a *bcc* lattice = 2 (atomic radius) =  $2 \times \left(\frac{\sqrt{3} a}{4}\right) = \frac{\sqrt{3}a}{2}$ 

$$d = 2r = 2\left(\frac{\sqrt{3} a}{4}\right)$$
$$\Rightarrow \text{Lattice constant } a = \frac{2d}{\sqrt{3}} = \frac{2 \times 3.7}{\sqrt{3}} = 4.3 \text{ Å}$$

**24.** (a)


**25.** (d) 
$$\sqrt{2} a = 4r \Rightarrow a = \frac{4r}{\sqrt{2}} = \sqrt{2}(2r) = \sqrt{2} \times 2.54 = 3.59 \text{ Å}$$

3.


- 27. (d) Covalent bonding exists in semi-conductor.
- **28.** (d) In *HO* covalent bonding is present.

## Semiconductors

- 1. (c) In *P*-type semiconductors, holes are the majority charge carriers
- **2.** (b) *Ga* has a valancy of 3.




**4.** (b) Since n > n; the semiconductor is *N*-type.





- 2. (a) At room temperature the number of electrons and holes are equal in the intrinsic semiconductor.
- 3. (b) Indium is trivalent, hence on doping with it, the intrinsic semiconductor becomes P-type semiconductor.



- 5. (c) In semiconductors, Forbidden energy gap is of the order of 1 eV.
- 6. (d) At 0K temperature semiconductor behaves as an insulator, because at very low temperature electrons cannot jump from the valence band to conduction band.
- 7. (c) Antimony is pentavalent.
- **3.** (b) At 0*K* semiconductor behaves as insulator so it's resistance is infinite.
- **9.** (d) The conduction and valence bands in the conductors merge into each other.
- **D.** (a) For *N*-type semiconductor, the impurity should be pentavalent.
- (d) When a free electron is produced, simultaneously a hole is also produced.
- **2.** (c) For P type semiconductor the doping impurity should be trivalent.
- 3. (b) The temperature co-efficient of resistance of a semiconductor is always negative.
- **4.** (c) The resistance of semiconductor decreases with the increase in temperature.
- **5.** (d) At absolute zero temperature, semiconductor.
- **.6.** (b) Formation of energy bands in solids are due to Pauli's exclusion principle.
  - (a) In *P*-type semiconductors, holes are majority charge carriers.
- (a) Conductivity of semiconductors increases with rise in temperature.
- **0.** (d) All are trivalent in nature.
- (d) In N-type semiconductors, electrons are majority charge corners.
- 2. (b) When a strong current passes through the semiconductor it heats up the crystal and covalent bond are broken. Hence because of excess number of free electrons it behaves like a conductor.
- **4.** (a) Phosphorus is a pentavalent impurity so n > n.
- (c) Phosphorus is pentavalent while Indium is trivalent.
- **i.** (d) Phosphorus and Arsenic both are pentavalent.

(a) For Ge,  $E_g = 0.7 \ eV = 0.7 \times 1.6 \times 10^{-19} \ J = 1.12 \times 10^{-19} \ J$ 

 (a) At room temperature some covalent bond breaks and semiconductor behaves slightly as a conductor.

	1592 Electronics				
 (c)	Because boron is a trivalent impurity.	101.	(b)		
(a)	In <i>P</i> -type semi conductor, holes are majority charge carriers.				
(b)	In intrinsic semiconductors, at room temperature $n = n$ .				
(a)	In conductors valence band and conduction band overlaps.				
(c)	Because As is pentavalent impurity.				
(c)	At 0 K semiconductor behaves as an insulator.				
(c)					
(c)					
(b)	Antimony and phosphorous both are pentavalent.				
(b)	Gallium is trivalent impurity.				
(a)					
(b)	One atom of pentavalent impurity, donates one electron.				
(c)					
(b)	The charge on hole is positive.				
(c)	Phosphorus is pentavalent impurity.				
(a)	$n_i^2 = n_h n_e \Rightarrow (10^{19})^2 = 10^{21} \times n_e \Rightarrow n_e = 10^{17} / m^3.$				
	Temperature co-efficient of semiconductor is negative.				
(d)	Copper, Aluminum, Iron are conductors, while <i>Ge</i> is				
(a)	semiconductor.				
(a)	At room temperature, few bonds breaks and electron hole pair generates inside the semiconductor.				
(a)					
(b)	With rise in temperature, conductivity of semiconductor increases while resistance decreases.				
(d)	Gallium, boron and aluminum are trivalent.				
(c)	Because with rise in temperature, resistance of semiconductor decreases, hence overall resistance of the circuit increases, which in turn increases the current in the circuit.				
(d)	Extrinsic semiconductor ( <i>N</i> -type or <i>P</i> -type) are neutral.				
	i				
(a)	Because $v_d = \frac{i}{(n_a)eA}$				
(c)					
(e) (b)	Resistivity is the intrinsic property, it doesn't depend upon length and shape of the semiconductors.				
(c)	6				
` ´	$hc = 6.6 \times 10^{-34} \times 2 \times 10^{8}$				
(a)	$\lambda_{\max} = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{1.14 \times 1.6 \times 10^{-19}} = 10888 \text{\AA}$				
(D)	In <i>N</i> -type semiconductor impurity energy level lies just below the conduction band.				
(d)					
(d)					
• •	$\sigma = e n_e \mu_e$				
	$\Rightarrow n_e = \frac{\sigma}{e\mu_e} = \frac{6.24}{1.6 \times 10^{-19 \times 3900}} = 10^{16} / cm^3$				
	$e\mu_e = 1.6 \times 10^{-19 \times 3900}$				
(d)	In semiconductors, the forbidden energy gap between the valence band and conduction band is very small, almost equal to $kT$ . Moreover, valence band is completely filled where as conduction band is empty.				
(d)	In sample $x$ no impurity level seen, so it is undoped. In sample $y$ impurity energy level lies below the conduction bond so it is doped with fifth group impurity.				
	In sample <i>z</i> , impurity energy level lies above the valence band so it is doped with third group impurity.				
(a)	Forbidden energy gap for carbon is greater than that of silicon.				
(b)					
(a)	Because electrons needed less energy to move.				


100. (a) Because electrons needed less energy to move.

## **Semiconductor Diode**

- **1.** (b)
- (a) In forward biased *PN*-junction, external voltage decreases the potential barrier, so current is maximum. While in reversed biased *PN*-junction, external voltage increases the potential barrier, so the current is very small.
- **3.** (b)
- 4. (b) Filter circuits are used to get smooth  $dc \ \pi$  -filter is the best filter.
- 5. (c) In reverse bias no current flows.
- 6. (b) In reverse biasing, width of depletion layer increases.
- 7. (a) Depletion layer consist of mainly stationary ions.

8. (b) Current flow is possible and 
$$i = \frac{V}{R} = \frac{(4-1)}{300} = 10^{-2} A$$

- 9. (a) The potential of *P*-side is more negative that of *N*-side, hence diode is in reverse biasing. In reverse biasing it acts as open circuit, hence no current flows.
- 10. (a)
- **11.** (b) It is used to convert ac into dc (rectifier)




- 12. (b)
- 13. (b) Because in case (1) N is connected with N. This is not a series combination of transistor.
- 14. (c)
- **15.** (d)
- 16. (c) After a large reverse voltage is *PN*-junction diode, a huge current flows in the reverse direction suddenly. This is called Breakdown of *PN*-junction diode.
- 17. (c) In forward biasing both positive and negative charge carriers move towards the junction.
- 18. (b,c)
- 19. (c) When polarity of the battery is reversed, the *P-N* junction becomes reverse biased so no current flows.
- **20.** (d) Resistance in forward biasing  $R_{fr} \approx 10 \Omega$  and resistance in

reverse biasing 
$$R_{R_W} \approx 10^5 \Omega \implies \frac{R_{fr}}{R_{R_W}} = \frac{1}{10^4}$$

- **21.** (d)
- **22.** (b) In forward biasing width of depletion layer decreases.
- **23.** (d)
- 24. (c) At junction a potential barrier/depletion layer is formed, with N-side at higher potential and P-side at lower potential.


Therefore there is an electric field at the junction directed from the N-side to P-side



- **25.** (c) In *N*-type semiconductor majority charge carriers are electrons.
  - (b) In forward biasing the diffusion current increases and drift current remains constant so not current is due to the diffusion. In reverse biasing diffusion becomes more difficult so net current (very small) is due to the drift.
- **27.** (b) At a particular reverse voltage in *PN*-junction, a huge current flows in reverse direction known as avalanche current.
- 28. (b) Due to the large concentration of electrons in *N*-side and holes in *P*-side, they diffuses from their own side to other side. Hence depletion region produces.
- **29.** (c) Only in option (c), *P*-side is more negative as compared to *N*-side.
- **30.** (b) Depletion layer is more in less doped side.
- **31.** (b) In forward biasing *P*-side is connected with positive terminal and *N*-side with negative terminal of the battery
- 32. (c) In forward biasing of *PN*-junction diode, current mainly flows due to the diffusion of majority charge carriers.
- **33.** (d)

26.

34. (c) In forward biasing of *PN* junction diode width of depletion layer decreases. In intrinsic semiconductor fermi energy level is exactly in the middle of the forbidden gap



- **35.** (d)
- 36. (a) At high reverse voltage, the minority charge carriers, acquires very high velocities. These by collision break down the covalent bonds, generating more carriers. This mechanism is called Avalanche breakdown.

**37.** (b) Because *P*-side is more negative as compared to *N*-side.

- 38. (b) When reverse bias is increased, the electric field at the junction also increases. At some stage the electric field breaks the covalent bond, thus the large number of charge carriers are generated. This is called Zener breakdown.
- **39.** (d) In forward biasing both V and x decreases.
- **40.** (a)

41.

42


(b) In figure 2,4 and 5. *P*-crystals are more positive as compared to *N*-crystals.

$$(a) \quad ac \quad \longrightarrow \quad \text{Rectifier} \quad \longrightarrow \quad dc$$

- **43.** (b) In this condition P N junction is reverse biased.
- **44.** (a)

**45.** (a) 
$$E = \frac{V}{d} = \frac{0.5}{5 \times 10^{-7}} = 10^6 \ V / m$$

- **46.** (b) Across the P N junction, a barrier potential is developed whose direction is from N region to P region.
- **47.** (b)
- **48.** (a) In forward biasing, resistance of *PN* junction diode is zero, so whole voltage appears across the resistance.
- **49.** (c)
- **50.** (d) The electric field strength versus distance curve across the *P-N* junction is as follows



**52.** (a) It doesn't Obey's ohms law.

(d)

51.

- 53. (c) Because *N*-side is more positive as compared to *P*-side.
- 54. (c) When a light (wavelength sufficient to break the covalent bond) falls on the junction, new hole electron pairs are created. No. of produced electron hole pair deponed upon no. of photons. So photo emf or current proportional to intensity of light.

56. (d) For full wave rectifier 
$$\eta = \frac{81.2}{1 + \frac{r_f}{R_L}}$$
  
 $\Rightarrow n_{\text{max}} = 81.2\%$  ( $r_c \ll R$ )

$$\rightarrow n_{\rm max} = 01.270$$
 (7

- **57.** (a)
- **58.** (a)
- **59.** (c) In reverse biasing negative terminal of the battery is connected to *N*-side.
- **60.** (a) In the given condition diode is in reverse biasing so it acts as open circuit. Hence potential difference between A and B is 6V
- 61. (b) Zener breakdown can occur in heavily doped diodes. In lightly doped diodes the necessary voltage is higher, and avalanche multiplication is then the chief process involved.
- **62.** (c)
- **63.** (a)
- 64. (c) Diode acts as open switch only when it is reverse biased
- **65.** (a) Because *P*-side is more negative than *N*-side.
- **66.** (b) In unbiased condition of *PN*-junction, depletion region is generated which stops the movement of charge carriers.
- **67.** (c) For a wide range of values of load resistance, the current in the zener diode may change but the voltage across it remains unaffected. Thus the output voltage across the zener diode is a regulated voltage.

**68.** (c)


**69.** (d) Arsenic has five valence electrons, so it a donor impurity. Hence X becomes N-type semiconductor. Indium has only three outer electrons, so it is an acceptor impurity. Hence Y becomes P-type semiconductor. Also N (*i.e.* X) is connected to positive terminal of battery and P(i.e. Y) is connected to negative terminal of battery so PN-junction is reverse biased.


**70.** (a)

**71.** (c) In photodiode, it is illuminated by light radiations, which in turn produces electric current.

74. (d) By using 
$$E = \frac{V}{d} = \frac{0.6}{10^{-6}} = 6 \times 10^5 \ V / m$$


- 75. (c) The given circuit is full wave rectifier.
- **76.** (a) The diode is in reverse biasing so current through it is zero.
- **77.** (c) In full wave rectifier, the fundamental frequency in ripple is twice that of input frequency.
- 78. 79.





## **Junction Transistor**

 (a) When NPN transistor is used as an amplifier, majority charge carrier electrons of N-type emitter move from emitter to base and than base to collector.



3.


4.

5.

(a)

2.

Output amplified signal In oscillator, a portion of the output power is returned back (feed back) to the input in phase with the starting power. This process is termed as positive feedback.




(d) The emitter base junction is forward biased while collector base junction is reversed biased.

(d) Given 
$$i_c = \frac{80}{100} \times i_e \Rightarrow 24 = \frac{80}{100} \times i_e \Rightarrow i_e = 30 \, mA$$

By using 
$$i_e = i_h + i_c \implies i = 30 - 24 = 6 mA$$
.

**6.** (b)



- 7. (d)  $\alpha$  is the ratio of collector current and emitter current while  $\beta$  is the ratio of collector current and base current.
- **8.** (b)

9. (b) 
$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{1-0.98} = 49.$$

10. (b) 
$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.96}{1-0.96} = 24.$$

11. (c) 
$$\alpha = \frac{i_c}{i_e} = 0.96 \text{ and } i = 7.2 \text{ mA}$$
  
 $\Rightarrow i_c = 0.96 \times i_e = 0.96 \times 7.2 = 6.91 \text{ mA}$   
 $\therefore i_e = i_c + i_b \Rightarrow 7.2 = 6.91 + i_c \Rightarrow i = 0.29 \text{ mA}.$ 

12. (d)

13. (d) 
$$i_C = \frac{90}{100} \times i_E \Longrightarrow 10 = 0.9 \times i_E = 11 \text{ mA}$$
  
Also  $i_E = i_B + i_C \Longrightarrow i_B = 11 - 10 = 1 \text{ mA}.$ 

14. (a) Current gain 
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Rightarrow \Delta i_c = \beta \times \Delta i_b = 80 \times 250 \ \mu A.$$


- **15.** (b) In transistor, base is least doped.
- 16. (b)
- 17. (d)  $\beta = 50, R = 1000 \Omega, V = 0.01 V$

$$\beta = \frac{i_c}{i_b}$$
 and  $i_b = \frac{V_i}{R_i} = \frac{0.01}{10^3} = 10^{-5} A$ 

Hence  $i_c = 50 \times 10^{-5} A = 500 \ \mu A$ .

**18.** (b) 
$$\alpha = \frac{\beta}{1+\beta} = \frac{99}{1+99} = 0.99$$
.

**19.** (a,c) The circuit of a *CE* amplifier is as shown below.



This has been shown a  $NP\overline{N}$  transistor. Therefore base emitter are forward, biased and input signal is connected between base and emitter.

20. (a) The base is always thin


**21.** (c) Voltage gain =  $\beta \times$  Resistance gain

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.99}{(1 - 0.99)} = 99$$

Resistance gain 
$$=\frac{10 \times 10^3}{10^3} = 10$$

 $\Rightarrow$  Voltage gain = 99  $\times$  10 = 990.

(a) The arrow head in the transistor symbol always shows the direction of hole flow in the emitter region.



**23.** (b)

- **24.** (b) Because emitter (*N*) is common to both, base (*P*) and collector (*N*).
- **25.** (b) Emitter is heavily doped.

**26.** (c) 
$$\alpha = 0.8 \Rightarrow \beta = \frac{0.8}{(1-0.8)} = 4$$

Also 
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Rightarrow \Delta i_c = \beta \times \Delta i_b = 4 \times 6 = 24 \, \text{mA.}$$

27. (a) 
$$\Delta i_c = \alpha \, \Delta i_e = 0.98 \times 2 = 1.96 \, mA$$
  
 $\therefore \quad \Delta i_b = \Delta i_e - \Delta i_c = 2 - 1.96 = 0.04 \, mA$ .

**28.** (b) 
$$i_e = i_b + i_c \Longrightarrow i_c = i_e - i_b$$

**29.** (b) 
$$V_b = i_b R_b \Longrightarrow R_b = \frac{9}{35 \times 10^{-6}} = 257 \ k\Omega$$

**30.** (d) 
$$\Delta i_e = \Delta i_c + \Delta i_b$$
  
 $\Rightarrow 8 = 7.8 + \Delta i_b \Rightarrow \Delta i_b = 0.2 \, mA = 200 \, \mu A.$ 

**31.** (b) 
$$\beta = \frac{l_c}{i_b}$$

**32.** (b) FET is unipolar.

**33.** (a)

**34.** (b) 
$$i_e = i_b + i_c \Rightarrow \frac{i_e}{i_c} = \frac{i_b}{i_c} + 1 \Rightarrow \frac{1}{\alpha} = \frac{1}{\beta} + 1 \Rightarrow \alpha = \frac{\beta}{(1+\beta)}$$

**35.** (b) In *NPN* transistor when emitter-base is forward biased, electrons move from emitter to base.

**36.** (a) Here 
$$\Delta V_c = 0.5 V$$
,  $\Delta i_c = 0.05 mA = 0.05 \times 10^{5} A$ 

Output resistance is given by

$$R_{out} = \frac{\Delta V_c}{\Delta i_c} = \frac{0.5}{0.05 \times 10^{-3}} = 10^4 \,\Omega = 10 \,k\Omega.$$

**37.** (a) Oscillator can produce radio waves of constant amplitude.

**38.** (a) 
$$h_{fe} = \left(\frac{\Delta i_c}{\Delta i_b}\right)_{V_{ce}} = \frac{8.2}{8.3 - 8.2} = 82$$

**39.** (b) Current gain 
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Rightarrow \Delta i_b = \frac{1 \times 10^{-3}}{100} = 10^{-5} A = 0.01 mA.$$

By using  $\Delta i_e = \Delta i_b + \Delta i_c \implies \Delta i_e = 1.01 + 1 = 1.01 \text{ mA}.$ 

- **40.** (a) In *CB* amplifier Input and output voltage signal are in same phase.
- **41.** (b)
- **42.** (d)
- **43.** (d) For CE configuration voltage gain =  $\beta \times R_L / R_i$

Power gain = 
$$\beta^2 \times R_L / R_i \Rightarrow \frac{\text{Power gain}}{\text{Voltage gain}} = \beta$$

**44.** (b) As we know 
$$i_E = i_C + i_B$$


$$\Rightarrow \frac{i_e}{i_c} = 1 + \frac{i_b}{i_c} \Rightarrow \frac{1}{\alpha} = 1 + \frac{1}{\beta} \Rightarrow \beta = \frac{\alpha}{1 - \alpha}$$

# **Digital Electronics**


- **1.** (b)
- **2.** (c)
- **3.** (b) For 'OR' gate X = A + B

*i.e.* 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 1

**4.** (a)



 $C = \overline{\overline{A}.\overline{B}} = \overline{A} + \overline{B} = A + B$  (De morgan's theorem) Hence output *C* is equivalent to OR gate.



- $C = \overrightarrow{AB}.\overrightarrow{AB} = \overrightarrow{AB} + \overrightarrow{AB} = AB + AB = AB$ In this case output *C* is equivalent to AND gate.
- 5. (b) In 'NOR' gate  $Y = \overline{A + B}$ *i.e.*  $\overline{0 + 0} = \overline{0} = 1$ ,  $\overline{1 + 0} = \overline{1} = 0$ 
  - $\overline{0+1} = \overline{1} = 0$ ,  $\overline{1+1} = \overline{1} = 0$
- **6.** (c) For 'XNOR' gate  $Y = \overline{A} \ \overline{B} + AB$

*i.e.*  $\overline{0}.\overline{0} + 0.0 = 1.1 + 0.0 = 1 + 0 = 1$  $\overline{0}.\overline{1} + 0.1 = 1.0 + 0.1 = 0 + 0 = 0$  $\overline{1}.\overline{0} + 1.0 = 0.1 + 1.0 = 0 + 0 = 0$  $\overline{1}.\overline{1} + 1.1 = 0.0 + 1.1 = 0 + 1 = 1$ 

**7.** (d) The output D for the given combination


$$D = \overline{(A+B).C} = \overline{(A+B)} + \overline{C}$$

If A = B = C = 0 then  $D = \overline{(0+0)} + \overline{0} = \overline{0} + \overline{0} = 1 + 1 = 1$ If A = B = 1, C = 0 then  $D = \overline{(1+1)} + \overline{0} = \overline{1} + \overline{0} = 0 + 1 = 1$ 

- 9. (a) The Boolean expression for 'NOR' gate is  $Y = \overline{A + B}$ *i.e.* if A = B = 0 (Low),  $Y = \overline{0 + 0} = \overline{0} = 1$  (High)
- 10. (a)

12.

- **11.** (d) The Boolean expression for 'AND' gate is R = P.Q $\Rightarrow$  1.1 = 1, 1.0 = 0, 0.1 = 0, 0.0 = 0
  - (b) Two 'NAND' gates are required as follows



$$Y = \overline{AB}.\overline{AB} = AB$$

**13.** (c) For 'NAND' gate (option c), output =  $\overline{0.1} = \overline{0} = 1$ 

14. (a) AND + NOT  $\rightarrow$  NAND

- **15.** (c) For 'NOT' gate  $X = \overline{A}$
- **16.** (a) The given Boolean expression can be written as

 $Y = (\overline{A + B}).(\overline{A \cdot B}) = (\overline{A} \cdot \overline{B}).(\overline{A} + \overline{B}) = (\overline{A} \cdot \overline{A}).\overline{B} + \overline{A}(\overline{B}.\overline{B})$ 

 $=\overline{A}.\overline{B}+\overline{A}\ \overline{B}=\overline{A}\ \overline{B}$ 

А	В	Y
0	0	1
1	0	0
0	1	0
1	1	0

- 17. (b) For 'AND' gate, if output is 1 then both inputs must be 1.
- 18. 19.

(b)

(a)

- **20.** (a) The given symbol is of 'AND' gate.
- **21.** (b) It is the symbol of 'NOR' gate.


$$\label{eq:constraint} \textbf{22.} \qquad (c) \quad \text{The Boolean expression for the given combination is}$$

output 
$$Y = (A + B).C$$

А	В	С	<i>Y</i> =( <i>A</i> + <i>B</i> ). <i>C</i>
0	0	0	0
1	0	0	0
0	1	0	0
0	0	1	0
1	1	0	0
0	1	1	1
1	0	1	1
1	1	1	1

Hence 
$$A=1$$
 ,  $B=0$  ,  $C=1$ 

**23.** (b)



$$Y = \overline{\overline{A}.\overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

This output equation is equivalent to OR gate.

**24.** (c) If inputs are *A* and *B* then output for NAND gate is  $Y = \overline{AB}$ 

$$\Rightarrow$$
 If  $A = B = 1$ ,  $Y = \overline{1.1} = \overline{1} = 0$ 

25. 26. (b)

(c)

 $Y = \overline{A} + \overline{B}$ According to De morgan's theorem

$$Y = \overline{\overline{A}} + \overline{\overline{B}} = \overline{\overline{A}}.\overline{\overline{B}} = A.B$$

- This is the output equation of 'AND' gate.
- (b) The output of OR gate is Y = A + B.
- **28.** (a) The given symbol is of NAND gate.
- **29.** (a)  $(100010)_2 = 2^5 \times 1 + 2^4 \times 0 + 2^3 \times 0 + 2^2 \times 0 + 2^3 \times 0 + 2$

$$2^{1} \times 1 + 2^{0} \times 0 = 32 + 0 + 0 + 0 + 2 + 0 = (34)_{10}$$

and 
$$(11011)_2 = 2^4 \times 1 + 2^3 \times 1 + 2^2 \times 0 + 2^1 \times 1 + 2^0 \times 1$$

$$= 16 + 8 + 0 + 2 + 1 = (27)_{10}$$

: Sum  $(100010)_2 + (11011)_2 = (34)_{10} + (27)_{10} = (61)_{10}$ 

Now

27.

2	61	Remainder		
2	30	1 LSD		
2	15	0		
2	7	1		
2	3	1		
2	1	1		
	0	1 MSD		

... Required sum (in binary system) (100010)<sub>2</sub> + (11011)<sub>2</sub> = (111101)<sub>2</sub>

**30.** (d) For 'NAND' gate  $C = \overline{A.B}$ *i.e.*  $\overline{0.0} = \overline{0} = 1$ ,  $\overline{0.1} = \overline{0} = 1$  $\overline{1.0} = \overline{0} = 1$ ,  $\overline{1.1} = \overline{1} = 0$ 

31. (d) 'NOR' gates are considered as universal gates, because all the gates like AND, OR, NOT can be obtained by using only NOR gates.

# Valve Electronics (Diode and Triode)

- (c) According to Richardson-Dushman equation, number of thermions emitted per sec per unit area  $J = AT^2 e^{-W_0/kT} \Rightarrow J \propto T^2$
- **2.** (c) Intensity  $\propto$  Number of electrons
- (a) In SCR (Space charge region) electrons collect around the plate, this cloud decreases the emission of electrons from the cathode, hence plate current decreases.

1.

5. (b) By using 
$$g_m = \frac{\Delta i_p}{\Delta v_g} \Rightarrow 3 \times 10^{-4} = \frac{\Delta i_p}{-1 - (-3)}$$
  
$$\Rightarrow \Delta i_p = 6 \times 10^{-4} A = 0.6 \, mA$$

6. (b) Voltage gain 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and  $\mu = r_p \times g_m$   
 $\Rightarrow r_p = \frac{42}{2 \times 10^{-3}} = 21000 \,\Omega \Rightarrow A_v = \frac{42}{1 + \frac{21000}{50 \times 10^3}} = 29.57$ 

7. (c) Voltage gain 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
, for  $r_p = R_L \implies A_v = \frac{\mu}{2}$ 

**8.** (b) When grid is given positive potential more electrons will cross the grid to reach the positive plate *P*. Hence current increases.

9. (a) By using 
$$\mu = -\frac{\Delta V_p}{\Delta V_g} = r_p \times g_m$$

-

$$\Rightarrow 7 \times 10^3 \times 2.5 \times 10^{-3} = -\frac{50}{\Delta V_g} \Rightarrow \Delta V_g = -2.86 V.$$

10. (a) Using voltage gain 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 also  $\mu = r_p \times g_p$ 

$$\Rightarrow r_p = \frac{\mu}{g_m} = \frac{20}{3 \times 10^{-3}}$$
  
$$\therefore A_v = \frac{20}{1 + \frac{20}{3 \times 10^{-3} \times 3 \times 10^4}} = \frac{180}{11} = 16.36.$$

**11.** (c) Voltage gain 
$$= \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{\mu}{1 + \frac{r_p}{R_L}} \Rightarrow \frac{V_{\text{out}}}{0.5} = \frac{25}{1 + \frac{40 \times 10^3}{10 \times 10^3}}$$
  
 $\Rightarrow V_{\text{out}} = 2.5V.$ 

12. (b) 
$$\mu = -\frac{\Delta V_p}{\Delta V_G} \Longrightarrow \Delta V_p = -\mu \Delta V_G = -20 \times (-0.2) = 4 V.$$

13. (b) Voltage gain 
$$A_V = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and  $\mu = r_p \times g_m$   
 $\Rightarrow \mu = 10 \times 10^3 \times 3 \times 10^{-3} = 30$   
 $\therefore A_v = \frac{\mu}{1 + \frac{r_p}{2r_p}} = \frac{2}{3}\mu = \frac{2}{3} \times 30 = 20.$ 

15.

- (d) After saturation plate current can be increased by increasing the temperature of filament. It can be done by increasing the filament current.
- **16.** (b) The maximum voltage gain  $(A)_{-} = \mu$  (Which is obtained when  $R = \infty$ ).

17. (b) Voltage gain 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$

$$\because R_L = 1.5 r_p \implies A_v = \frac{\mu}{1 + \frac{r_p}{1.5 r_p}} = \frac{3}{5} \mu = \frac{3}{5} \times 20 = 12 .$$

18. 19.

(c)

(c)

**20.** (c) 
$$\mu = \frac{\Delta V_p}{\Delta V_g} \Rightarrow \Delta V_p = \mu \Delta V_g$$
 =15 × 0.3 = 4.5 *volt*.

**21.** (b) Plate resistance 
$$=\frac{1}{\text{slope}} = \frac{1}{10^{-3} \times 10^{-3}} = 10^{6} \Omega$$

= 1000  $k\Omega$  (static).

*:*..

22. (b) Using 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and  $\mu = r_p \times g_m$ 

$$\Rightarrow r_p = \frac{\mu}{g_m} = \frac{50}{2 \times 10^{-3}} = 25 \times 10^3 \,\Omega$$

$$A_{\nu} = \frac{50}{1 + \frac{25 \times 10^3}{25 \times 10^3}} = 25.$$

23. (b) 
$$P = Vi \Longrightarrow V = \frac{P}{i} = \frac{448 \times 10^{-3}}{14 \times 10^{15} \times 1.6 \times 10^{-19}} = 200V$$

24. (c) 
$$\mu = \frac{1}{(V_{G_1} - V_{G_2})} = \frac{1}{(0.5 - 1.3)} = 25.$$

**25.** (a) 
$$\mu = r_p \times g_m \Longrightarrow g_m = \frac{\mu}{r_p} = \frac{22}{6600} = \frac{1}{300}$$
.

26. (c) 
$$r_p = \frac{V_{p_1} - V_{p_2}}{I_{p_1} - I_{p_2}} = \frac{75 - 100}{(2 - 4) \times 10^{-3}} = 12.5 \times 10\Omega = 12.5 k\Omega.$$
  
27. (d)

**29.** (a) Voltage amplification  $A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$ 

$$\Rightarrow 25 = \frac{\mu}{1 + \frac{r_p}{50 \times 10^3}} \qquad \dots \dots (i)$$
  
and  $30 = \frac{\mu}{1 + \frac{r_p}{100 \times 10^3}} \qquad \dots \dots (ii)$ 

an solving equation (i) and (ii),  $r_p = 25k\Omega$ .

**30.** (a, d)

- **31.** (d)
- 32. (c) Before saturation region, linear region comes. In linear region  $i_p \propto V_p$

$$\Rightarrow \frac{i_1}{i_2} = \frac{V_{p_1}}{V_{p_2}} = \frac{400}{200} = \frac{2}{1}.$$

**33.** (c) i = 1.125 - 1.112 = 0.013A = 13 mA.

- **34.** (a)
- **35.** (a)
- $\textbf{36.} \qquad (c) \quad \text{Comparing the given equation with standard equation}$

$$i = AT^2 e^{qV/kT} \Rightarrow V_L = \frac{kT}{V}.$$

**37.** (b)

**38.** (d) 
$$r_p = \frac{\Delta V_p}{\Delta i_p} = \frac{150 - 100}{(12 - 7.5) \times 10^{-3}} = \frac{50}{4.5} \times 10^3 = 11.1 k\Omega$$
  
**39.** (b)

**40.** (c) Voltage amplification 
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}} = \frac{\mu R_L}{R_L + r_p}$$

$$\Rightarrow \frac{A_1}{A_2} = \frac{2+4}{4+4} = \frac{3}{4}.$$
41. (c) A diode is used as a rectifier to convert *ac* in to *dc*.  
42. (b) Fluctuating *dc* Filter circuit smooth *dc*.  
43. (d)  
44. (b)  
45. (c)  $\mu = r_p \times g_m \Rightarrow r_p = \frac{20}{10^{-3}} = 2 \times 10\Omega.$   
46. (c)  
47. (b)  $\mu = -\frac{\Delta V_p}{\Delta V_g}$   
 $\Rightarrow \Delta V_p = -\mu \times \Delta V_g = -50(-0.20) = 10V.$   
48. (b)  $r_p = \frac{1}{\text{slope}} = \frac{1}{2 \times 10^{-2} \times 10^{-3}} = 50k\Omega.$   
48. (b)  $r_p = \frac{1}{\text{slope}} = \frac{1}{2 \times 10^{-2} \times 10^{-3}} = 50k\Omega.$   
49. (a) Voltage amplification  $A_v = \frac{\mu}{1+\frac{r_p}{R_L}} = \frac{r_p \times g_m \times R_L}{R_L + r_p}$   
 $\Rightarrow 10 = \frac{20 \times 10^3 \times 2.5 \times 10^{-3} \times R_L}{(R_L + 20 \times 10^3)} \Rightarrow R_L = 5k\Omega.$   
50. (c) Voltage gain  $A_v = \frac{\mu}{1+\frac{r_p}{R_L}} = \frac{18}{1+\frac{8 \times 10^3}{10^4}} = 10.$   
51. (a) Ripple factor  $r = \sqrt{\left(\frac{I_{min}}{I_{dc}}\right)^2 - 1} = \sqrt{\frac{(I_0/2)^2}{(I_0/\pi)^2} - 1} = 1.21.$   
52. (b)  
53. (b)  
54. (a)  $\mu = r_p \times g_m = 2.5 \times 10^4 \times 2 \times 10^{-3} = 50.$   
55. (c)  $\mu = \left(\frac{\Delta V_p}{\Delta V_g}\right)_{I_p = \text{constant}} = \frac{(7.5 - 5.5)}{-1.2 - (-2.2)} = 2m \text{ mho}$   
57. (a)

**58.** (d) Using 
$$\mu = r_p \times g_m \Rightarrow g_m = \frac{20}{10 \times 10^3} = 2 \times 10^{-3}$$
.

# **Critical Thinking Questions**

1. (c) Number density of atoms in silicon specimen =  $5 \times 10^{-}$  atom/m =  $5 \times 10^{-}$  atom/cm

Since one atom of indium is doped in 5  $\times$  10 *Si* atom. So number of indium atoms doped per *cm* of silicon.

$$n = \frac{5 \times 10^{22}}{5 \times 10^7} = 1 \times 10^{15} atom/cm^3.$$

 (a) The probability of electrons to be found in the conduction band of an intrinsic semiconductor

$$P(E) = \frac{1}{1 + e^{\frac{(E-E_F)}{kT}}}; \text{ where } k = \text{Boltzmann's constant}$$

Hence, at a finite temperature, the probability decreases exponentially with increasing band gap.

(c) When donor impurity (+5 valence) added to a pure silicon (+4 valence), the +5 valence donor atom sits in the place of + 4 valence silicon atom. So it has a net additional + 1 electronic charge. The four valence electron form covalent bond and get fixed in the lattice. The fifth electron (with net –  $1\ \text{electronic}$ charge) can be approximated to revolve around + 1 additional charge. The situation is like the hydrogen atom for which energy is given by  $E = -\frac{13.6}{n^2} eV$  . For the case of hydrogen,

the permittivity was taken as  $\mathcal{E}$ . However, if the medium has a

permittivity 
$$\varepsilon$$
, relative to  $\varepsilon$ , then  $E = -\frac{13.6}{\varepsilon_r^2 n^2} eV$ 

For Si,  $\mathcal{E} = 12$  and for n = 1,  $E \simeq 0.1 \, eV$ 

(c) The forward current 4.

$$i = i_s \left( e^{eV/kT} - 1 \right) = 10^{-5} \left[ e^{\frac{1.6 \times 10^{-19} \times 0.2}{1.4 \times 10^{-23} \times 300}} - 1 \right]$$

 $=10^{-5} [2038.6 - 1] = 20.376 \times 10^{-3} A$ 

- 5. (a,b,d) At 0 K, a semiconductor becomes a perfect insulator. Therefore at 0 K, if some potential difference is applied across an insulator or a semiconductor, current is zero. But a conductor will become a superconductor at 0 K. Therefore, current will be infinite. In reverse biasing at 300 K through a P-N junction diode, a small finite current flows due to minority charge carriers.
- Since diode in upper branch is forward biased and in lower 6. (a) branch is reversed biased. So current through circuit  $i = \frac{V}{R + r_d}$ ; here  $r_d$  = diode resistance in forward biasing = 0  $\Rightarrow i = \frac{V}{R} = \frac{2}{10} = 0.2A$ .
- (a) The voltage drop across resistance = 8 0.5 = 7.5 V 7.

$$\therefore \text{ Current } i = \frac{7.5}{2.2 \times 10^3} = 3.4 \text{ mA}$$

8. (c) 
$$E = \frac{hc}{\lambda} \Rightarrow \lambda = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{57 \times 10^{-3} \times 1.6 \times 10^{-19}} = 217100$$
Å.

(b) The diode in lower branch is forward biased and diode in 9. upper branch is reverse biased

: 
$$i = \frac{5}{20+30} = \frac{5}{50}A$$
.

10. (b) The current through circuit 
$$i = \frac{P}{V} = \frac{100 \times 10^{-3}}{0.5} = 0.2A$$

$$\therefore$$
 voltage drop across resistance = 1.5 - 0.5 = 1 V

$$\Rightarrow R = \frac{1}{0.2} = 5 \,\Omega.$$

11. (d) In common emitter configuration current gain

$$A_i = \frac{-h_{fe}}{1 + h_{oe}R_L} = \frac{-50}{1 + 25 \times 10^{-6} \times 10^3} = -48.78.$$

**12.** (c) Voltage gain 
$$= \frac{\text{Outputvoltage}}{\text{Inputvoltage}}$$

$$\Rightarrow V = V \times \text{Voltage gain}$$

 $\Rightarrow V = V \times \text{Current gain} \times \text{Resistance gain}$ 

$$= V \times \beta \times \frac{R_L}{R_{BE}} = 10^{-3} \times 100 \times \frac{10}{1} = 1V.$$

13. (a) 
$$n_e = 8 \times 10^{18} / m^3$$
,  $n_h = 5 \times 10^{18} / m^3$ 

$$\mu_e = 2.3 \frac{m^2}{volt - \sec}, \ \mu_h = 0.01 \frac{m^2}{volt - \sec}$$

 $:: n_e > n_h$  so semiconductor is *N*-type

Also conductivity 
$$\sigma = \frac{1}{\text{Resistivity}(\rho)} = e(n_e \mu_e + n_h \mu_h)$$

$$\Rightarrow \frac{1}{\rho} = 1.6 \times 10^{-19} [8 \times 10^{18} \times 2.3 + 5 \times 10^{18} \times 0.01]$$
$$\Rightarrow \rho = 0.34 \ \Omega - m.$$

4. (b) 
$$V_{ms} = \frac{V_0}{2} = \frac{200}{2} = 100 V$$

1

(a) At knee point voltage across the diode is 0.7 V. 15.

Hence voltage across resistance R is 5 - 0.7 = 4.3 V.

$$\Rightarrow$$
 using  $V = iR \Rightarrow 4.3 = 1 \times 10^{\circ} \times R \Rightarrow R = 4.3 \ k\Omega$ .

16. (d) In positive half cycle one diode is in forward biasing and other is in reverse biasing while in negative half cycle their polarity reverses, and direction of current is opposite through R for positive and negative half cycles so out put is not rectified.

> Since R and R are different hence the peaks during positive half and negative half of the input signal will be different.

- (b) In half wave rectifier  $V_{dc} = \frac{V_0}{\pi} = \frac{10}{\pi}$ 17.
- 18. (a) In common base mode  $\alpha$  = 0.98, R = 5  $k\Omega$ , R = 70 $\Omega$


: voltage gain 
$$A_v = \alpha \times \frac{R}{R_{in}} = 0.98 \times \frac{5 \times 10^3}{70} = 70$$

Power gain = Current gain × Voltage gain

19. (a) 
$$r_n = \varepsilon_r \left(\frac{n^2}{Z}\right) a_o = 12 \times \frac{(5^2)}{15} \times 0.53 = 10.6 \text{ Å}.$$

**20.** (c) (i) 
$$V = -10 V$$
 and  $V = -5 V$ 

Diodes D and D are reveres biased and D is forward biased.




3

$$\Rightarrow R_{AB} = R + \frac{R}{4} + \frac{R}{4} = \frac{3}{2}R.$$

(ii) When V = -5V and V = -10V

Diodes D is reverse biased D and D are forward biased




(iii) In this case equivalent resistance between A and B is also R.

Hence 
$$(ii) = (iii) < (i)$$

21. (b) According to the given polarity, diode D is forward biased while D is reverse biased. Hence current will pass through D only.

So current 
$$i = \frac{6}{(150 + 50 + 100)} = 0.02 A$$

**22.** (a) Diode is in forwards biasing hence the circuit can be redrawn as follows



23. (d) The diode *D* will conduct for positive half cycle of *a.c.* supply because this is forward biased. For negative half cycle of *a.c.* supply, this is reverse biased and does not conduct. So out put would be half wave rectified and for half wave rectified out put

$$V_{ms} = \frac{V_0}{2} = \frac{200\sqrt{2}}{2} = \frac{200}{\sqrt{2}}$$

 $= 1.6 (\Omega - m)^{-1}$ 

24. (d) 
$$\sigma = ne(\mu_e + \mu_h) = 2 \times 10^{19} \times 1.6 \times 10^{-19} (0.36 + 0.14)$$

$$R = \rho \frac{l}{A} = \frac{l}{\sigma A} = \frac{0.5 \times 10^{-3}}{1.6 \times 10^{-4}} = \frac{25}{8} \Omega$$
  
$$\therefore i = \frac{V}{R} = \frac{2}{25 / 8} = \frac{16}{25} A = 0.64 A$$

(a) As we know current density 
$$J = nqv$$
  
 $\Rightarrow J_e = n_e qv_e$  and  $J_h = n_h qv_h$ 

$$\Rightarrow \frac{J_e}{J_h} = \frac{n_e}{n_h} \times \frac{v_e}{v_h} \Rightarrow \frac{3/4}{1/4} = \frac{n_e}{n_h} \times \frac{5}{20} \Rightarrow \frac{n_e}{n_h} = \frac{6}{5}$$

26.

27.

(b) Consider the case when *Ge* and *Si* diodes are connected as show in the given figure.

Equivalent voltage drop across the combination Ge and Si diode = 0.3 V

$$\Rightarrow$$
 Current  $i = \frac{12 - 0.3}{5 k\Omega} = 2.34 mA$ 


 $\therefore$  Out put voltage V = Ri= 5  $k\Omega \times 2.34 mA$  = 11.7 V

Now consider the case when diode connection are reversed. In this case voltage drop across the diode's combination = 0.7  $\,V$ 

$$\Rightarrow \text{Current } i = \frac{12 - 0.7}{5 \, k\Omega} = 2.26 \, mA$$

: 
$$V_0 = iR = 2.26 \, mA \times 5 \, k\Omega = 11.3 \, V$$

Hence charge in the value of V = 11.7 - 11.3 = 0.4 V





$$10 V = 14k\Omega \approx 12k\Omega \approx i_1$$

From figure it is clear that current drawn from the battery

$$i = i_2 = \frac{10}{2} = 5mA$$
 and  $i_1 = 0$ .

**29.** (c) 
$$i_b = \frac{5 - 0.7}{8.6} = 0.5 \, mA \implies I_c = \beta I_b = 100 \times 0.5 \, mA$$

By using 
$$V_{CE} = V_{CC} - I_c R_L = 18 - 50 \times 10^{-3} \times 100 = 13V$$


**30.** (a) 
$$I_e = 10^{10} \times 1.6 \times 10^{-19} \times \frac{1}{10^{-6}} = 1.6 \, mA$$
  $\left( \because I = \frac{Q}{t} \right)$ 

Since 2% electrons are absorbed by base, hence 98% electrons reaches the collector *i.e.*  $\alpha$  = 0.98

$$\Rightarrow I_c = \alpha I_e = 0.98 \times 1.6 = 1.568 \text{ mA} \approx 1.57 \text{ mA}$$

Also current amplification factor  $\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{0.02} = 49$ 

**31.** (b)



36. (b)  $\mu = r_p g_m = 50$ 

From 
$$i_p = KV_p^{3/2} \Rightarrow \frac{\Delta V_p}{\Delta i_p} = r_p = \frac{2i_p^{-1/3}}{3K^{2/3}}$$
  
 $\Rightarrow g_m = \frac{\mu}{r_p} = \frac{3\mu K^{2/3} i_p^{1/3}}{2} = \frac{3}{2}\mu K^{2/3} \left[ K^{1/3} (V_p + \mu V_g)^{1/2} \right]$   
 $= \frac{3}{2}\mu K (V_p + \mu V_g)^{1/2} = 75 K (i/K)^n$ 

Because *i* was in *mA*, *g* is substituted as 5 m $\odot$ 

$$\Rightarrow 5 = 75K^{2/3}i_p^{1/3} = 75K^{2/3}(8)^{1/3} \Rightarrow K = \left(\frac{1}{30}\right)^{3/2}$$

Cut off grid voltage  $V_G = -\frac{V_p}{\mu} = -\frac{300}{50} = -6V$ 

**37.** (d) 
$$g_m = \left(\frac{\Delta i_p}{\Delta V_g}\right)_{V_p = \text{constant}} = \frac{(15-10)\times 10^{-3}}{0-(-4)} = 1.25 \times 10^{-3} \Omega$$
  
 $\mu = \left(\frac{\Delta V_p}{\Delta V_g}\right)_{I_p = \text{constant}} = \frac{150-120}{0-(-4)} = 7.5$   
 $\therefore r_p = \frac{\mu}{g_m} = \frac{7.5}{1.25 \times 10^{-3}} = 6000 \text{ ohms}$ 

**38.** (d) The dynamic plate resistance is 
$$r_p = \frac{\Delta V_p}{\Delta i_p}$$

Now for a vacuum diode 
$$i_p = KV_p^{3/2} \Rightarrow V_p = \left(\frac{i_p}{K}\right)^{2/3}$$
  
$$\Rightarrow \frac{\Delta V_p}{\Delta i_p} = \frac{2}{3 K^{2/3}} i_p^{\left(\frac{2}{3}-1\right)}$$

$$\Rightarrow r_p = (\text{constant})I_p^{1/3} \Rightarrow r_p \propto \frac{1}{I_p^{1/3}}$$

(d) 
$$t_p = [0.125 V_p - 7.5] \times 10^{-9} amp$$
  
Differentiating this equation *w.r.t.* V  
 $\frac{\Delta i_p}{\Delta V_p} = 0.125 \times 10^{-3}$  or  $\frac{1}{r_p} = 0.125 \times 10^{-3} \Rightarrow r_p = 8 k\Omega$ 

**40.** (b) 
$$V_{peak} = \sqrt{2} \quad V_{ms} = \sqrt{2} \times 141.4 = 200 V$$

(c) The emission current  $i = AT^2 Se^{-\phi/kT}$ 41. For the two surfaces A = A, S = S, T = 800 K,  $T_2 = 1600 K, \phi_1 / T_1 = \phi_2 / T_2$ 

Therefore, 
$$\frac{i_2}{i_1} = \left(\frac{T_2}{T_1}\right)^2 = (2)^2 = 4 \implies i_2 = 4i_1 = 4 \ mA.$$

(a) The first data gives value of plate resistance  


$$r_p = \frac{\Delta V_p}{\Delta i_p} = \frac{10}{0.8 \times 10^{-3}} = \frac{10^5}{8} \Omega$$
Also  $g_m = \frac{\Delta i_p}{\Delta V_g}$  and  $g_m = \frac{\mu}{r_p}$ 

 $Y = (A + B).\overline{AB}$ 

The given output equation can also be written as

 $Y = (A + B).(\overline{A} + \overline{B})$ (De morgan's theorem)  $= A\overline{A} + A\overline{B} + B\overline{A} + B\overline{B} = 0 + A\overline{B} + \overline{A}B + 0 = \overline{A}B + A\overline{B}$ This is the expression for XOR gate.

32. (c)




The truth table can be written as

X	Y	$\overline{X}$	$\overline{Y}$	$P = \overline{X} + Y$	$Q = \overline{X.\overline{Y}}$	$R = \overline{P + Q}$
0	1	1	0	1	1	0
1	1	0	0	1	1	0
1	0	0	1	0	0	1
0	0	1	1	1	1	0

Hence X = 1, Y = 0 gives output R = 1

33. (d)



Hence option (d) is correct.

(b) The truth table of the circuit is given 34.

A	В	С	$X = \overline{AB}$	$Y = \overline{BC}$	$Z = \overline{X + Y}$
0	0	0	1	1	0
1	0	0	1	1	0
0	0	1	1	1	0
1	0	1	1	1	0
0	1	0	1	1	0
1	1	0	0	1	0
0	1	1	1	0	0
1	1	1	0	0	1

Output Z of single three input gate is that of AND gate.

35.

(c) Output of upper OR gate = W + XOutput of lower OR gate = W + YNet output F = (W + X) (W + Y)= WW + WY + XW + XY(Since WW = W)  $= \mathcal{W}(1 + Y) + \mathcal{X}\mathcal{W} + \mathcal{X}\mathcal{Y}$ (Since 1 + Y = 1)

$$= W + XW + XY = W(1 + X) + XY = W + XY$$

39.

43.

$$\Rightarrow \Delta V_g = \frac{\Delta i_p \times r_p}{\mu} = \frac{4 \times 10^{-3} \times 10^5 / 8}{8} = 6.25 V$$
(a)  $I_p = 0.004 (V_p + 10V_g)^{3/2}$   
 $\Rightarrow \frac{\Delta I_p}{\mu} = 0.004 \left[\frac{3}{2} (V_p + 10V_g)^{1/2} \times 10\right]$ 

$$\Rightarrow \frac{1}{\Delta V_g} = 0.004 \left[ \frac{1}{2} (V_p + 10 V_g)^{-1/2} \times 10 \right]$$
$$\Rightarrow g_m = 0.004 \times \frac{3}{2} (120 + 10 \times -2)^{1/2} \times 10$$

 $\Rightarrow g_m = 6 \times 10^{-4} mho = 0.6 m mho$ Comparing the given equation of *I* with standard equation  $I_p = K (V_p + \mu V_g)^{3/2} \text{ we get } \mu = 10$ 

Also from 
$$\mu = r \times g \Rightarrow r_p = \frac{\mu}{g_m} = \frac{10}{0.6 \times 10^{-3}}$$
  
 $\Rightarrow r_p = 16.67 \times 10^3 \Omega = 16.67 \, k\Omega.$ 

**44.** (b) 
$$\mu = r_P \times g_m = 20 \times 2.5 = 50$$

From 
$$A = \frac{\mu R_L}{r_p + R_L} \Rightarrow r_p + R_L = \frac{\mu R_L}{A} = \frac{50R_L}{10} = 5R_L$$
  
 $\Rightarrow 4R_L = r_p \Rightarrow R_L = \frac{r_p}{4} = \frac{20}{4} = 5k\Omega$ 

**45.** (a)  $A = \frac{\mu R_L}{r_p + R_L} = \frac{14 \times 12}{10 + 12} = \frac{84}{11}$ . Peak value of output signal  $V_0 = \frac{84}{11} \times 2\sqrt{2}V \implies V_{ms} = \frac{V_0}{\sqrt{2}} = \frac{84 \times 2}{11}V$ 

$$\Rightarrow r.m.s. \text{ value of current through the load}$$

$$84 \times 2.$$

$$= \frac{04 \times 2}{11 \times 12 \times 10^3} A = 1.27 \, mA$$

**46.** (c) 
$$r_p = \frac{\mu}{g_m} = \frac{64}{1600 \times 10^{-6}} = 4 \times 10^4 \Omega$$

Voltage gain 
$$A_{\nu} = \frac{\mu}{1 + \frac{r_p}{R_L}} = \frac{64}{1 + \frac{4 \times 10^4}{40 \times 10^3}} = 32$$

... Output signal voltage

$$V_0 = A_v \times V_i = 32 \times 1 = 32 V(r.m.s.)$$

Signal power in load 
$$=\frac{V_0^2}{R_L} = \frac{(32)^2}{40 \times 10^3} = 25.6 \, mW$$

**47.** (a) 
$$i_p = k(V_p + \mu V_g)^{3/2} mA$$

$$\Rightarrow 4 = k(200 - 10 \times 4)^{n} = k \times (160)^{n} \quad \dots(i)$$
  
and  $i_p = k(160 - 10 \times 7)^{3/2} = k \times (90)^{3/2}$ 

From equation (i) and (ii) we get

$$i_p = 4 \times \left(\frac{90}{160}\right)^{3/2} = 4 \times \left(\frac{3}{4}\right)^3 = 1.69 \, mA$$

**48.** (a) At 
$$V_g = -3V$$
,  $V_p = 300 V$  and  $I_p = 5mA$ 

At  $V_g = -1V$ , for constant plate current *i.e.*  $I_p = 5mA$ From  $I_p = 0.125 V_p - 7.5$ 

- $\Rightarrow 5 = 0.125 V_p 7.5 \Rightarrow V_p = 100 V$
- $\therefore$  change in plate voltage  $\Delta V_p = 300 100 = 200V$

Change in grid voltage  $\Delta V_g = -1 - (-3) = 2V$ 

So, 
$$\mu = \frac{\Delta V_p}{\Delta V_g} = \frac{200}{2} = 100$$


**49.** (b) The slope of anode characteristic curve 
$$=\frac{1}{r_p}$$

$$\Rightarrow r_p = \frac{1}{0.02 \, mA \, / V} = 50 \frac{V}{mA} = 50 \times 10^3 \frac{V}{A}$$

The slope of mutual characteristic curve =  $g_{-}$  = 1 × 10<sup>5</sup>  $A/V_{-}$ 

$$\therefore \mu = r_n \times g_m = 50 \times 10^3 \times 10^{-3} = 50$$
.

**50.** (b) Voltage gain 
$$A = \frac{V_o}{V_i} = \frac{R_f}{R_i} = \frac{100 \, k\Omega}{1 \, k\Omega} = 100 \, .$$



# **Graphical Questions**

1.


3.

....(ii)

- (c) With rise in temperature, resistivity of semiconductors decreases exponentially.
- **2.** (b) Potential across the *PN* junction varies symmetrically linear, having *P* side negative and *N* side positive.
  - (c) PN junction has low resistance in one direction of potential difference + V, so a large current flows (forward biasing). It has a high resistance in the opposite potential difference direction - V, so a very small current flows (Reverse biasing).
- 4. (c) When input voltage is -10 V, the diode is reverse biased and no output is obtained. On the other hand, when input is +10 V, the diode is forward biased and output is obtained which is +10 V. Therefore the output is of the form as show in the following figure.



(a) In the depletion layer of *PN* junction, stationary, positive ions exists in the *N*-side and stationary negative ions exists in the *P* side.



**6.** (b)  $V_k$  = knee voltage =  $O_{3}^{A}$  junction

: Resistance 
$$= \frac{\Delta V}{\Delta i} = \frac{(2.3 - 0.3)}{(10 - 0) \times 10^{-3}} = 200\Omega = 0.2k\Omega$$

- (b) Half wave rectifier, rectifies only the half cycle of input ac signal and it blocks the other half.
- 8. (c) As *R*C time constant of the capacitor is quite large  $(\tau = RC = 10 \times 10^3 \times 10 \times 10^{-6} = 0.1 \, sec$ ), if will not discharge appreciably. Hence voltage remains nearly constant.
- 9. (b) In the positive half cycle of input *ac* signal diode *D* is forward biased and *D* is reverse biased so in the output voltage signal, *A* and *C* are due to *D*. In negative half cycle of Input *ac* signal *D* conducts, hence output signals *B* and *D* are due to *D*.
- (a) If *i* is the current in the diode and *V* is voltage drop across it, then for given figure voltage equation is

$$i \times 100 + V = 8 \Rightarrow i = -\frac{1}{100}V + \frac{8}{100} \Rightarrow i = -(0.01)V + 0.08$$

Thus the slope of *i*-V graph  $= \frac{1}{R_L} = 0.01$ 

**11.** (b) The current at 2*V* is 400 *mA* and at 2.1 *V* it is 800 *mA*. The dynamic resistance in this region

$$R = \frac{\Delta V}{\Delta i} = \frac{(2.1 - 2)}{(800 - 400) \times 10^{-3}} = \frac{1}{4} = 0.25\Omega$$

**12.** (a) From the given waveforms, the following truth table can be made

Time interval	Inputs		Output
	А	В	Y
$0 \rightarrow T_{1}$	0	0	0
$T_{1} \rightarrow T_{2}$	0	1	0
$T_{a} \rightarrow T_{a}$	1	0	0
$T_{a} \rightarrow T_{a}$	1	1	1

This truth table is equivalent to 'AND' gate.

13. (d) 5 *volt* is low signal (0) and 10 *volt* is high signal (1) and taking 5  $\mu$ -sec as 1 unit. In a negative logic, low signal (0) gives high output (1) and high signal (1) gives low output (0). The output is therefore 1010010111.

14. (a) 
$$g_m = \frac{\Delta i_p}{\Delta V_g} = \frac{(20 - 15) \times 10^{-3}}{(4 - 2)} = 2.5 \ millimho$$

- **15.** (d) The cut off grid voltage is that negative grid bias corresponding to which the plate current becomes zero. At point *P*,  $i_{i} = 0$
- **16.** (a) According to Richardson-Dushman equation  $J = AT^2 e^{-b/T}$

Taking log of this equation  $\log_e \frac{J}{T^2} = \log_e A - \frac{b}{T}$ 

*i.e.* graph between  $\log_e \frac{J}{T^2}$  and  $\frac{1}{T}$  will be a straight line having negative slope and positive intercept (log.*A*) on  $\log_e \frac{J}{T^2}$  axis.

17. (c) 
$$J = AT^2 e^{-b/T} \Rightarrow \frac{J}{T^2} \propto e^{-b/T}$$
  
*i.e.*  $\frac{J}{T^2}$  will vary exponentially with  $\frac{1}{T}$ , having negative slope.

**18.** (c) This is the graph between *i* and *V* and *i* becomes zero at certain negative potential.

19. (a) 
$$\mu = -\left(\frac{\Delta V_p}{\Delta V_g}\right)_{\Delta i_p = \text{const.}} = \frac{-(80 - 60)}{[-6 - (-4)]} = \frac{20}{2} = 10$$

**20.** (c) According to 
$$|A_{\nu}| = \frac{\mu}{1 + \frac{r_p}{R_L}}$$

as *R* increases *A* also increases. When *R* becomes too high then *A* = maximum =  $\mu$ 

Hence only option (c) is correct.

(c) With rise in temperature, work function decreases (non-linearly).

**22.** (c) 
$$R_p = \frac{V_p}{i_p} = \frac{50}{150 \times 10^{-3}} = 333.3 \,\Omega$$

**23.** (a) 
$$i \propto T^2 \Rightarrow \frac{i}{i_0} = \left(\frac{T}{T_0}\right)^2$$

This is the equation of a parabola.

- (b) The band width is defined as the frequency band in which the amplifier gain remains above  $\frac{1}{\sqrt{2}} = 0.707$  of the mid frequency gain (*A*\_). The low frequency *f* at which the gain falls to  $\frac{1}{\sqrt{2}}$  *i.e.* 0-707 times it's mid frequency value is called lower cut off frequency and the high frequency *f* at which the gain falls to  $\frac{1}{\sqrt{2}}$  *i.e.* 0.707 times of it's mid frequency is known as higher cut off frequency so band width = f f.
- **25.** (c) *r* varies with *i* according to relation  $r_p \propto i_p^{-1/3}$  *i.e.* when *i* increases, *r* decreases, hence graph *C* represents the variation of *r*.

 $\mu$  doesn't depends upon *i*, hence graph A is correct.

- **26.** (c) From the graph it is clear that of for  $V_g = -4V$ ,  $i_p = 0$ , so cut off voltage is -4 *volt*.
- 27. (b) As temperature increases saturation current also increases.
- **28.** (c)

4.

24.

- (a) Output signal voltage has phase difference of 180° with respect to input.
- **30.** (d) Grid is maintained between 0 *volt* to certain negative voltage.

### Assertion and Reason

- (d) In diode the output is in same phase with the input therefore it cannot be used to built NOT gate.
- 2. (a) According to law of mass action,  $n_i^2 = n_e n_h$ . In intrinsic semiconductors n = n = n and for *P*-type semiconductor n would be less than n, since n is necessarily more than n.
- **3.** (c) In common emitter transistor amplifier current gain  $\beta > 1$ , so output current > Input current, hence assertion is correct. Also, input circuit has low resistance due to forward biasing to emitter base junction, hence reason is false.

(a) Input impedance of common emitter configuration

$$= \frac{\Delta V_{BE}}{\Delta i_B} \bigg|_{V_{CE} = \text{constant}}$$

where  $\Delta V_{BE}$  = voltage across base and emitter (base emitter region is forward biased)

 $\Delta i_B$  = base current which is order of few microampere.

Thus input impedance of common emitter is low.

- Resistivity of semiconductors decreases with temperature. The (d) 5. atoms of a semiconductor vibrate with larger amplitudes at higher temperatures there by increasing it's conductivity not resistivity.
- (a) In semiconductors the energy gap between conduction band 6. and valence band is small ( $\approx 1 eV$ ). Due to temperature rise, electron in the valence band gained thermal energy and may jump across the small energy gap, goes in to the conduction band. Thus conductivity increases and hence resistance decreases.
- 7. (b)

<u>/1 \</u>

8. (a) The ratio of the velocity to the applied field is called the mobility. Since electron is lighter than holes, they move faster in applied field than holes.

9.	(b)	Intrinsic semiconductor	+	Pentalvalent impurity	N-type semiconductor
		(Neutral)		(Neutral)	(Neutral)

- (a) At a particular temperature all the bonds of crystalline solids 10. breaks and show sharp melting point.
- (c) The energy gap for germanium is less (0.72 eV) than the 11. energy gap of silicon (1.1 eV). Therefore, silicon is preferred over germanium for making semiconductor devices.
- We cannot measure the potential barrier of a PN-junction by 12. (e) connecting a sensitive voltmeter across its terminals because in the depletion region, there are no free electrons and holes and in the absence of forward biasing, PN- junction offers infinite resistance.
- 13. (e) The assertion is not true. In fact, semiconductor Obeys Ohm's law for low values of electric field (~ 10' V/m). Above this, the current becomes almost independent of electric field.
- Two PN-junctions placed back to back cannot work as NPN (d) 14 transistor because in transistor the width and concentration of doping of *P*-semiconductor is less as compared to width doping of *N*-type semiconductor type.
- Common emitter is prepared over common base because all (b) 15. the current, voltage and power gain of common emitter amplifier is much more than the gains of common base amplifier.
- 16. (d) In PN-junction, the diffusion of majority carriers takes place when junction is forward biased and drifting of minority carriers takes place across the function, when reverse biased. The reverse bias opposes the majority carriers but makes the minority carriers to cross the PN-junction. Thus the small current in  $\mu A$  flows during reverse bias.
- A transistor is a current operating device because the action of 17. (d) transistor is controlled by the charge carriers (electrons or holes). Base current is very much lesser than the collector current.
- These gates are called digital building blocks because using 18. (a) these gates only (either NAND or NOR) we can compile all other gates also (like OR, AND, NOT, XOR).
- (d) At OK, Germanium offers infinite resistance, and it behaves as 19. an insulator.
- In a transistor, the base is made extremely thin to reduce the 20. (a) combinations of holes and electrons. Under this condition, most of the holes (or electrons) arriving from the emitter diffuses across the base and reach the collector. Hence, the collector current, is almost equal to the emitter current, the base current being comparatively much smaller. This is the main reason that

power gain and voltage gain are obtained by a transistor. If the base region was made quite thick, then majority of carriers from emitter will combine with the carriers in the base and only small number of carriers will reach the collector, so there would be little collector current and the purpose of transistor would be defeated.


 $\langle \rangle$ 

**21.** (c) The current gain in common base circuit 
$$\alpha = \left(\frac{\Delta I_C}{\Delta I_E}\right)_{V_C}$$

The change in collector current is always less than the change in emitter current.

 $\Delta I_C < \Delta I_E$ . Therefore,  $\alpha < 1$ .

(d) The V-i characteristic of PN- diode depends whether the 22. junction is forward biased or reverse biased. This can be showed by graph between voltage and current.



When the reverse voltage across the zener diode is equal to or 23. (a) more than the breakdown voltage, the reverse current increases sharply.

24.

26.

(a)

1f

$$A = 0, Y = 1 \text{ and } A = 1, Y = 0.$$

25. (b) In vacuum tubes, vacuum is necessary and the working of semiconductor devices is independent of heating or vacuum.

(a)  

$$A \circ X = \overline{A + B}$$
  
 $B \circ \overline{A + B} = A + B$   
 $A \circ \overline{A + B} = A + B$ 

This is the Boolean expression for 'OR' gate.

(a) For detection of a particular wavelength  $(\lambda)$  by a PN photo 27. diode, energy of incident light >  $E_{i} \Rightarrow \frac{hc}{E_{a}} > \lambda$ 

For 
$$E_g = 2.8 \ eV$$
,  $\frac{hc}{E_g} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{2.8 \times 1.6 \times 10^{-19}} = 441.9 \ nm$ 


*i.e.*  $\frac{hc}{E_{r}} < 6000 \, nm$ , so diode will not detect the wavelength of 6000Å.

28. (a)

29.

In forward biasing of PN junction current flows due to (b) diffusion of majority charge carriers. While in reverse biasing current flows due to drifting of minority charge carriers. The circuit given in the reason is a PNP transistor having emitter is more negative w.r.t. base so it is reverse biased and collector is more positive w.r.t. base so it is forward biased.


30. (c) Assertion is true but reason is false




If A = 1, B = 0, C = 1 then Y = 0

**31.** (b) Both assertion and reason are true but potential difference across the resistance is zero, because diode is in reverse biasing hence no current flows.


- 1. In a pure silicon  $(n = 10^{\circ}/m)$  crystal at 300 K, 10° atoms of phosphorus are added per cubic meter. The new hole concentration will be
  - (a)  $10^{-}$  per *m* (b)  $10^{-}$  per *m*
  - (c) 10 per m (d) 10 per m
- **2.** In the Boolean algebra  $(\overline{A} \cdot \overline{B}) \cdot A$  equals to
  - (a)  $\overline{A+B}$  (b) A
  - (c)  $\overline{A \cdot B}$  (d) A + B
- **3.** In a given circuit as shown the two input waveform *A* and *B* are applied simultaneously. The resultant waveform *Y* is



**4.** Two identical capacitors *A* and *B* are charged to the same potential *V* and are connected in two circuits at t = 0, as shown in figure. The charge on the capacitors at time t = CR are respectively



- 5. In transistor, forward bias is always smaller than the reverse bias. The correct reason is
  - (a) To avoid excessive heating of transistor
  - (b) To maintain a constant base current
  - (c) To produce large voltage gain
  - (d) None of these
- **6.** In *NPN* transistor, if doping in base region is increased then collector current
  - (a) Increases (b) Decreases
  - (c) Remain same (d) None of these
- 7. In the following circuit *I* and *I* are respectively



ET Self Evaluation Test - 27


- In space charge limited region, the plate current in a diode is 10 *mA* for plate voltage 150 *V*. If the plate voltage is increased to 600 *V*, then the plate current will be
  - (a) 10 *mA* (b) 40 *mA*

8.

11.

13.

- (c) 80 *mA* (d) 160 *mA*
- **9.** A triode has a plate resistance of 10  $k\Omega$  and amplification factor 24. If the input signal voltage is 0.4 V(r.m.s.), and the load resistance is 10 k ohm, then, the output voltage (r.m.s.) is
  - (a) 4.8 V (b) 9.6 V
  - (c) 12.0 *V* (d) None of these
- **10.** Pure sodium (*Na*) is a good conductor of electricity because the 3*s* and 3*p* atomic bands overlap to form a partially filled conduction band. By contrast the ionic sodium chloride (*NaCl*) crystal is
  - (a) Insulator (b) Conductor
  - (c) Semiconductor (d) None of these
  - Would there be any advantage to adding *n*-type or *p*-type impurities to copper
    - (a) Yes (b) No
    - (c) May be (d) Information is insufficient
- 12. In the following common emitter circuit if  $\beta = 100$ ,  $V_{\alpha} = 7V$ ,  $V_{\alpha} =$ Negligible  $R_{\alpha} = 2 k\Omega$  then  $I_{\alpha} = ?$




- When a battery is connected to a *P*-type semiconductor with a metallic wire, the current in the semiconductor (predominantly), inside the metallic wire and that inside the battery respectively due to
  - (a) Holes, electrons, ions (b) Holes, ions, electrons
  - (c) Electrons, ions, holes (d) lons, electrons, holes

**14.** Is the ionisation energy of an isolated free atom different from the ionisation energy *E* for the atoms in a crystalline lattice


- (a) Yes (b) No
- (c) May be (d) None of these

In the following circuit, a voltmeter V is connected across a lamp L. 15. What change would occur in voltmeter reading if the resistance R is reduced in value




16. For given electric voltage signal dc value is

(c)




- When a silicon PN junction is in forward biased condition with 17. series resistance, it has knee voltage of 0.6 V. Current flow in it is 5 mA, when PN junction is connected with 2.6 V battery, the value of series resistance is
  - (a) 100 Ω (b) 200 Ω
  - (c) 400 Ω (d) 500 Ω
- 18. In the following circuit the equivalent resistance between A and B is



- In the following circuit of *PN* junction diodes *D*, *D* and *D* are ideal 19. then *i* is
  - λ R λ  $D_2$  $\overline{D_3}$ R 11


- (a) *E/R* (b) *E*/2*R*
- (c) 2*E/*3*R* (d) Zero

In circuit in following fig. the value of Y is 20.



(d) Indeterminate as the circuit can't be realised

A waveform shown when applied to the following circuit will produce which of the following output waveform. Assuming ideal diode configuration and  $R_1 = R_2$ 



- In a triode, cathode, grid and plate are at 0, -2 and 80 V 22. respectively. The electrons is emitted from the cathode with energy 3 eV. The energy of the electron reaching the plate is
  - (a) 77 *eV* (b) 85 eV
  - (c) 81 *eV* (d) 83 eV
- The energy gap of silicon is 1.5 eV. At what wavelength the silicon 23. will stop to absorb the photon

(SET -27)

- (a) 8250 Å (b) 7250 Å
- (c) 6875.5 Å (d) 5000 Å

# Answers and Solutions

21.

(c) By using mass action law  $n_i^2 = n_e n_h$ 1.

$$\Rightarrow n_h = \frac{n_i^2}{n_e} = \frac{(10^{16})^2}{10^{21}} = 10^{11} \, per \, m^3$$

(b)  $(\overline{\overline{A} \cdot \overline{B}}) \cdot A = (\overline{\overline{A} + B}) \cdot A = (A + B) \cdot A$ 2.

 $= A \cdot A + AB = A + AB = A(1 + B) = A$ 

**3.** (a) 
$$(1 = high, 0 = low)$$

4

Input to A is in the sequence, 1,0,1,0.

Input to B is in the sequence, 1, 0, 0, 1.

Sequence is inverted by NOT gate.

Thus inputs to OR gate becomes 0, 1, 0, 1 and output of OR gate becomes 0, 1, 1, 1

Since for OR gate 0 + 1 = 1. Hence choice (a) is correct.

(b) Time t = CR is known as time constant. It is time in which charge on the capacitor decreases to  $\frac{1}{e}$  times of it's initial

charge (steady state charge). In figure (i) *PN* junction diode is in forward bias, so current

will flow the circuit *i.e.*, charge on the capacitor decrease and in

time *t* it becomes 
$$Q = \frac{1}{e}(Q_o)$$
; where  $Q_o = CV$   
 $\Rightarrow Q = \frac{CV}{e}$ 

In figure (ii) P-N junction diode is in reverse bias, so no current will flow through the circuit hence change on capacitor will not decay and it remains same *i.e.* CV after time t.

- 5. (a) If forward bias is made large, the majority charge carriers would move from the emitter to the collector through the base with high velocity. This would give rise to excessive heat causing damage to transistor.
- 6. (b) Number of holes in base region increases hence recombination of electron and hole are also increases in this region. As result base current increases which in turn decreases the collector current.
- 7. (d) Equivalent circuit can be redrawn as follows

$$i = \frac{2k\Omega}{2}$$

$$i = \frac{10}{2} = 5 mA = i_2$$

$$i = 0$$

$$i = 0$$

8. (c) In space charge limited region, the plate current is given by Child's law  $i_p = KV_p^{3/2}$ 

Thus, 
$$\frac{i_{p_2}}{i_{p_1}} = \left(\frac{V_{p_2}}{V_{p_1}}\right)^{3/2} = \left(\frac{600}{150}\right)^{3/2} = (4)^{3/2} = 8$$

or 
$$i_{p_2} = i_{p_1} \times 8 = 10 \times 8 \ mA = 80 \ mA$$
.

**9.** (a) Use 
$$V_0 = A V_s$$

1

Now 
$$A = \frac{24 \times 10k}{10k + 10k} = \frac{24 \times 10}{20} = 12$$
  
Therefore,  $V_0 = 12 \times 0.4 = 4.8 \ volt(r.m.s.)$ 

- 10. (a) In sodium chloride the  $Na^+$  and  $Cl^-$  ions both have noble gas electron configuration corresponding to completely filled bands. Since the bands do not overlap, there must be a gap between the filled bands and the empty bands above them, so NaCl is an insulator.
- 11. (b) Pure *Cu* is already an excellent conductor, since it has a partially filled conduction band, furthermore, *Cu* forms a metallic crystal as opposed to the covalent crystals of silicon or germanium, so the scheme of using an impurity to donate or accept an electron does not work for copper. In fact adding

impurities to copper decreases the conductivity because an impurity tends to scatter electrons, impeding the flow of current.

(b) 
$$V = V_{CE} + I_C R_L$$

12.

14.

19.

$$\Rightarrow 15 = 7 + 1 \times 2 \times 10 \Rightarrow i = 4 \ mA$$


$$\beta = \frac{i_C}{i_B} \implies i_B = \frac{4}{100} = 0.04 \ mA$$

- 13. (a) Charge carriers inside the *P*-type semiconductor are holes (mainly). Inside the conductor charge carriers are electrons and for cell ions are the charge carriers.
  - (a) The ionisation energy of an isolated atom is different from it's value in crystalline lattice, because in the latter case each bound electron is influenced by many atoms in the periodic crystalline lattice.
- (a) Here the emitter base junction of *N-P-N* transistor is forward biased with battery V<sub>i</sub> through resistance R. When the value of R is reduced, then the emitter current i will increase. As a result the collector current will also increase. (i = i i). Due to increase in i, the potential difference across L increases and hence the reading of voltmeter will increases.


16. (c) 
$$V_{dc} = V_{ac} = \frac{2V_0}{\pi} = \frac{2 \times 6.28}{3.14} = 4V.$$
  
17. (c)  $V_{dc} = V_{ac} = \frac{2V_0}{\pi} = \frac{2 \times 6.28}{3.14} = 4V.$   
 $i = \frac{0.6V}{10^{-3}} = 400 \Omega.$ 

18. (c) According to the given figure A is at lower potential w.r.t. B. Hence both diodes are in reverse biasing, so equivalent, circuit can be redrawn as follows.

 $\Rightarrow$  Equivalent resistance between *A* and *B* 




(a) Diodes D and D are forward biased and D is reverse biased so the circuit can be redrawn as follows.



(a) Lower NOT gate inverts input<sup>E</sup>to zero. NOT gate from NAND gate inverts this output to 1 upper NAND gate converts this input 1 and input 0 to 1.


Thus A = 1 and B = 1 become inputs of NAND gate giving final output as zero. Choice A is correct.



**21.** (d) The *P-N* junction will conduct only when it is forward biased *i.e.* when -5V is fed to it, so it will conduct only for 3rd quarter part of signal shown and when it conducts potential drop 5 *volt* will be across both the resistors, so output voltage across *R* is 2.5 *V*.

$$\therefore V_0 = -2.5 V$$

**22.** (d) There is a loss of kinetic energy of 2 eV from filament to grid. The energy of the electron after passing through the grid will be 3 - 2 = 1 eV



The potential difference between plate and grid is 80 - (-2) = 82V. The electron will gain energy 82 eV from the grid to the plate. The energy of electron reaching the plate = 1 + 82 = 83 eV

23. (a) 
$$\lambda = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{1.5 \times 1.6 \times 10^{-19}} = 8.25 \times 10^{-7} m = 8250 \text{\AA}$$

The photon having wavelength equal to 8250Å or more than this will not able to overcome the energy gap of silicon.