# **Chapter 3**

# **Amplifiers**

## **CHAPTER HIGHLIGHTS**

- 🖙 The r Transistor Model
- IN BJT AC Analysis
- 🖙 FET as Amplifier
- 🖙 The Hybrid Equivalent Model
- Frequency Response Analysis of Amplifiers
- Miller's Theorem
- High Frequency Response of an R.C Coupled CE Amplifier

- Multi Stage Amplifiers
- Second Connection (CE-CB)
- Solution Connection
- High Frequency Response of an Amplifier (π model)
- FET Amplifier Stages
- In a standard region of the standard regi
- A.C Equivalent Model of MOS FET

## INTRODUCTION

The transistors can be employed as an amplifying device, that is, the output AC power is greater than the input power. There is an exchange of DC power to AC domain that power permits by establishing a high output AC power.

The superposition theorem is applicable for the analysis and design of the DC and AC components of a BJT network, permitting the separation of the analysis of the DC and AC responses of the system.

There are three models commonly used in the small signal AC analysis of transistor network:


- 1.  $r_{e}$  model,
- 2. hybrid  $\pi$  model
- 3. hybrid equivalent model

The AC equivalent of a network is obtained by:

- 1. setting all DC sources to zero, and replacing them by a short circuit equivalent.
- 2. replacing all capacitors by a short circuit equivalent.
- 3. removing all elements bypassed by short circuit equivalents, introduced in steps 1 and 2.
- 4. redrawing the network in more convenient and logical form.

## r<sub>e</sub> Transistor Model


#### **Common Emitter Configuration**



$$r_{\rm e} = \frac{26 \,{\rm mV}}{I_E}, \ Z_{\rm e} = (\beta + 1) \ r_{\rm e} \simeq \beta r_{\rm e}$$

$$r_{\rm o} = \frac{\Delta V_{CE}}{\Delta I_C}$$

#### **Common Base Configuration**




For common collector configuration, the equivalent is same as common emitter configuration.

For p-n-p transistor, the direction of currents are reversed:


where  $r_{\rm e}$  is the dynamic emitter resistance =  $\frac{26 \text{mV}}{I_E}$ ;  $\alpha$  is the current gain of CB; and  $\beta$  is the current gain of CE

## **BJT AC ANALYSIS**

## **Common Emitter Fixed Bias** Configuration




(1) Common Emitter fixed bias configuration.



 $Z_{i} = R_{B} \parallel \beta r_{e} \Omega$  input resistance  $Z_{\rm i} \simeq \beta r_{\rm e} \, \text{if} \, R_{\rm B} \ge 10 \beta r_{\rm e}$ Output Impedance  $Z_{o} = R_{C} \parallel r_{o}$ If  $r_{o} \ge 10R_{c} Z_{o} \cong R_{c}$  $V_{\rm o} = -\beta I_{\rm b} (R_{\rm c} \parallel r_{\rm o}), I_{\rm b} = \frac{V_i}{\beta r_{\rm o}}$ Therefore,  $V_{\rm o} = -\beta \left(\frac{V_i}{\beta r_i}\right) (R_{\rm c} \parallel r_{\rm o})$  $A_{v} = \frac{V_{o}}{V_{i}} = \frac{-(R_{c} || r_{o})}{r_{e}} = \frac{-R_{c}}{r_{e}}; r_{o} \ge 10R_{c}, A_{i} = \beta$ 

The negative sign in the equation  $A_v$  reveals that a 180° phase shift occurs between the input and output signals.

## Voltage Divider Bias




For example,  $R^1 = \frac{R_1 R_2}{R_1 + R_2} = R_1 || R_2$  $Z_{i}$  input Impedance =  $R^{1} \parallel \beta r_{e}$  $Z_{o}$  output Impedance =  $R_{c} \parallel r_{o}$  $A_v = \frac{V_o}{V_1} = \frac{-R_c \parallel r_o}{r_c}$ 


if 
$$r_o \ge 10R_c$$
 then  $A_v = \frac{-R_c}{r_e}$ 

Negative sign reveals a 180° phase shift between  $V_0$  and  $V_1$ .

## **Common Emitter, Emitter Bias** Configuration







Applying Kirchhoff's voltage law to the input,

$$V_{i} = I_{B} \beta r_{e} + I_{e} R_{E} = I_{B} \beta r_{e} + (\beta + 1) I_{B} R_{E}$$
$$Z_{b} = \frac{V_{i}}{I_{B}} = \beta r_{e} + (\beta + 1) R_{E}$$
$$\approx \beta r_{e} + \beta R_{E} = \beta (r_{e} + R_{E})$$
$$\approx \beta R_{E} \text{ as } R_{E} >> r_{e}$$

 $Z_i$  is the input Impedance  $(Z_i) = Z_b || R_B = Z_b || R_B$ With  $V_i$  set to zero,  $I_b = 0$ , and  $\beta I_b$  can be replaced by an open circuit equivalent.

Output impedance  $Z_0 = R_c$ Gain  $A_{v}$ ,

$$I_{\rm b} = \frac{V_i}{Z_b}$$
$$V_{\rm o} = -I_{\rm o}R_{\rm c} = -\beta I_{\rm b}R_{\rm c}$$

$$= -\beta \left(\frac{V_i}{Z_b}\right) R_c$$

$$A_v = \frac{V_o}{V_i} = \frac{-\beta R_c}{Z_b}$$

$$Z_b = \beta (r_e + R_E) \text{ gives}$$


$$A_v = \frac{V_o}{V_i} = \frac{-R_c}{r_e + R_E} \simeq \frac{-R_c}{R_E}$$

Effect of  $r_0$ :

$$\begin{split} Z_{\rm b} &= \beta r_{\rm e} + (\beta + 1) R_{\rm E} \simeq \beta (r_{\rm e} + R_{\rm E}) \\ r_{\rm o} &\geq 10 (R_{\rm c} + R_{\rm E}) \\ Z_{\rm i} &= Z_{\rm b} \parallel R_{\rm B}, \qquad Z_{\rm o} = R_{\rm c}, \qquad A_{\rm v} = \frac{\beta R_{\rm c}}{Z_{\rm b}} \qquad r_{\rm o} \geq 10 R_{\rm c} \end{split}$$

If  $R_{\rm E}$  is bypassed by a capacitor, the AC circuit will be same as of fixed bias configuration.

## **Emitter Follower Configuration**



$$Z_{i} = R_{B} \parallel Z_{b}$$

$$Z_{b} = \beta r_{e} + (\beta + 1) R_{E}$$

$$Z_{b} = \beta R_{E} \qquad (R_{E} \gg r_{e})$$

$$Z_{o} = R_{E} \parallel r_{e}$$


$$Z_{o} = r_{e} \qquad (R_{E} \gg r_{e})$$

$$A_{v} = \frac{V_{o}}{V_{i}} = \frac{R_{E}}{R_{F} + r_{e}} \approx \frac{R_{E}}{R_{F}} = 1$$

 $V_0$  and  $V_i$  are in phase for emitter-follower configuration.


## **Common Base Configuration**

The common base configuration is characterized as having relatively low input and a high output impedance and a current gain less than 1. The voltage gain can be quite large.



The fact that  $A_v$  is a positive number shows that  $V_0$  and  $V_i$  are in phase for the common base configuration.

## **Collector Feedback Configuration**




#### 3.488 | Part III • Unit 5 • Analog Circuits

Substituting  $r_{e}$  equivalent circuit into the AC network,

$$\begin{split} Z_{\mathrm{i}} &= \frac{r_{e}}{\frac{1}{\beta} + \frac{R_{c}}{R_{F}}} \\ Z_{\mathrm{o}} &= R_{\mathrm{c}} \parallel R_{\mathrm{F}} \\ A_{\mathrm{v}} &= \frac{V_{o}}{V_{i}} = \frac{-R_{c}}{r_{e}}, \qquad A_{i} = \frac{R_{F}}{R_{c}} \end{split}$$

The negative sign in  $A_v$  equation shows 180° phase shift between input  $V_i$  and output  $V_o$ .



Collector feedback with  $R_{\rm F}$ 

$$Z_{i} = \frac{R_{E}}{\left[\frac{1}{\beta} + \frac{R_{E} + R_{c}}{R_{F}}\right]}$$
$$Z_{o} = R_{c} \parallel R_{F}$$
$$A_{v} = \frac{-R_{c}}{R_{E}}$$

#### **Determining the Current Gain**

$$A_{\rm iL} = -A_{\rm vL} \ \frac{Z_i}{R_L}$$

#### Effect of $R_{\rm L}$ and $R_{\rm S}$

The loaded voltage gain of an amplifier is always less than the no-load gain. The gain obtained with a source resistance in place will always be less than that obtained under loaded or unloaded conditions.

For the same configuration,


$$A_{v \text{ noload}} > A_{v \text{ load}} > A_{v \text{ Load and Source}}$$

For a particular design, the larger the level of  $R_{\rm L}$  the greater is the level of AC gain.

For a particular amplifier, the smaller the internal resistance of the signal source, the greater is the overall gain.

#### FET as Amplifier

In most of the MOSFET amplifier circuit application, we use common source configuration.



where  $C_{C1}$  and  $C_{C2}$  are coupling capacitors and  $C_S$  is bypass capacitor

$$R_{\rm in} = R_{\rm G}, R_{\rm out} = (r_{\rm o}//R_{\rm D})$$


Voltage gain  $A_{\rm V} = -g_{\rm m} (r_{\rm o}//R_{\rm D})$ 


 $r_{\rm o}$  is the resistance between the drain and the source and  $g_{\rm m}$  is transconductance.

Common source amplifier has moderately high voltage gain and high input and output impedance.

#### **Common Gate Amplifier**

In this configuration, gate is grounded, and input is applied to the source and output is taken at drain.






Input resistance  $R_{in} = \frac{1}{g_m}$ 

Output voltage 
$$R_{out} = R_o$$
  
Voltage gain  $A_V = g_{volt} (R_D //R$ 

Voltage gain  $A_V = g_m (R_D / / R_L)$ Input resistance of common gate amplifier is low, while compared with that of the common source amplifier.

## Common Drain or Source-Follower Amplifier




Input is applied to gate terminal and output is taken at drain terminal.

Input Impedance 
$$R_{\rm in} = R_{\rm G}$$
  
Voltage gain  $A_{\rm v} = \frac{R_{\rm L} / r_0}{(R_{\rm L} / / r_0) + \frac{1}{g_{\rm m}}}$   
Output impedance  $R_{\rm out} = \left(\frac{1}{g_{\rm m}} / / r_0\right)$ 

- 1. Source follower amplifier has less than but nearly equal to unity voltage gain and it has very high input resistance and low resistance.
- 2. This configuration is used as a load in multistage amplifier.


## $\pi$ -Model



 $C\pi$  is the forward-biased diffusion capacitance and  $C_{\mu}$  is the reverse-biased diffusion capacitance.

 $r\pi = \beta r_{\rm e}$  $g_{\rm m} = \frac{1}{r_e}$ 

## HYBRID EQUIVALENT MODEL




$$I_{\rm o} = h_{21}I_{\rm i} + h_{22}V_{\rm o}$$

 $h_{11}$  is the input resistance and  $h_i = \frac{V_i}{I_i}\Big|_{V_0=0}$  ohm


 $h_{12}$  is the reverse transfer voltage ratio and  $h_{\rm r} = \frac{V_i}{I_i}\Big|_{V_0=0}^{0}$ 

$$h_{21}$$
 is the forward transfer current ratio and  $h_f = \frac{I_o}{I_i}\Big|_{V_o=0}$ 


$$h_{22}$$
 is the output conductance and  $h_0 = \frac{I_0}{V_0} \left| \substack{Siemens \\ I_i = 0} \right|$ 



For common emitter circuit  $h_{ie} = \beta r_e$ ,  $h_{fe} = \beta_{ac}$ For common base circuit  $h_{ib} = r_e$ ,  $h_{fb} = -\alpha \sim -1$ 




Approximate common emitter hybrid equivalent circuit



Approximate common base hybrid equivalent circuit

## h Parameter Model with $R_s$ and $R_L$




Current gain 
$$A_i = \frac{I_o}{I_i} = \frac{h_f}{1 + h_o R_L}$$

Voltage gain 
$$A_v = \frac{V_o}{V_i} = \frac{-h_f R_L}{h_i + (h_i h_o - h_f h_r) R_L}$$

$$Z_{i} = h_{i} - \frac{h_{f}h_{r}R_{L}}{1 + h_{o}R_{L}}, \ Z_{o} = \frac{1}{h_{o} - [h_{f}h_{r}/(h_{i} + R_{S})]}$$


## Hybrid *h* Parameter Model for Common Emitter



Typical values of h parameters for CE configuration are as follows:


$$h_{ie} = 3.5 \text{ k}\Omega$$
$$h_{re} = 1.3 \times 10^{-4}$$
$$h_{fe} = 120$$
$$h_{oe} = 8.5 \text{ }\mu\text{s}$$
$$\Rightarrow \frac{1}{h_{0e}} = 0.12 \text{ }\mathrm{m}\Omega$$

Simplified '*h*' parameters model: (CE n-p-n configuration)




For p-n-p transistor, the direction of current is reversed in the equivalent circuit.

## **R.C-coupled CE Amplifier**



Small signal analysis using simplified *h* parameter model:


- 1. Make all the DC sources to zero.
- 2. Replace the coupling capacitors with short



(Equivalent circuit without considering  $R_{\rm F}$ )

Without R <sub>E</sub>	Considering R <sub>E</sub>
(i) $Z_{\rm b} = h_{\rm ie}$	(i) $Z_{\rm b} = h_{\rm ie} + (1 + h_{\rm fe}) R_{\rm E}$
(ii) $Z_i = h_{ie}   R_1  R_2$	(ii) $Z_i = Z_b   R_1  R_2$
(iii) $Z_{\rm c} = \frac{1}{h_{\rm oe}}$	(iii) $Z_{\rm c} = \left(\frac{1}{h_{\rm oe}}\right)$
(iv) $Z_0 = \left(\frac{1}{h_{\text{oe}}}\right)$	(iv) $Z_0 = \left(\frac{1}{h_{oe}}\right) \mid\mid R_c \mid\mid R_L$
(v) $A_v = \frac{-h_{fe}R_c}{h_{ie}}$	(v) $A_v = \frac{(R_c \parallel R_2)}{r_e}$

Voltage gain and current gain by taking source into consideration:




#### **Solved Examples**

#### **Example 1**

Determine  $A_{\rm V}, A_{\rm I}, A_{\rm VS}, A_{\rm IS}, Z_{\rm i}, Z_{\rm 0}$  for the following amplifier circuit

 $\begin{aligned} C_1 &= 10 \ \mu \text{F} \quad R_1 = 40 \ \text{k}\Omega \quad R_L = 2.2 \ \text{k}\Omega \\ C_E &= 20 \ \mu \text{F} \quad R_2 = 10 \text{k}\Omega \quad \beta = 100 \\ C_C &= 1 \ \mu \text{F} \quad R_E = 2 \ \text{k}\Omega \quad C_{CC} = 20 \ \text{v} \\ R_2 &= 1 \text{k}\Omega \quad R_C = 4 \ \text{k}\Omega \end{aligned}$ 



#### Solution

(i)  $A_{\mathrm{V}} = \frac{-(R_C \parallel R_L)}{r_e}$ 


determining ' $r_{e}$ ':

$$r_{\rm e} = \frac{26 {\rm mv}}{I_{\rm E}}$$

Therefore, DC equivalent circuit is needed to calculate  $I_{\rm E}$ .

## **DC Equivalent Circuit**

- 1. Make AC sources short
- 2. Replace coupling capacitors with open



By applying KVL at input side gives

$$V_{\rm B} - V_{\rm BE} - I_{\rm E}R_{\rm E} = 0$$

$$I_{\rm E} = \frac{V_{\rm B} - V_{\rm BE}}{R_{\rm E}}$$

$$V_{\rm B} = \frac{4 - 0.7}{2k\Omega} = 1.65 \text{ mA}$$

$$r_{\rm e} = \frac{26\text{mv}}{I_{\rm E}} = 15.76 \text{ ohms}$$

$$A_{\rm V} = -\frac{(R_{\rm C} \parallel R_{\rm L})}{r_{\rm e}} = -90$$

(ii)  $A_{\rm I} = \beta = 100$ (iii)  $A_{\rm VS} = \frac{A_{\rm V}Z_{\rm i}}{R_{\rm S} + Z_{\rm i}}$ 

$$Z_{i} = Z_{b} || R_{1} || R_{2}$$


$$Z_{b} = h_{ie} = \beta r_{e} = 15.76 \text{ k}\Omega$$

$$Z_{i} = 1.32 \text{ k}\Omega$$

$$A_{VS} = \frac{-90.(1.32\text{k}\Omega)}{(2.32\text{k}\Omega)} = -51.21$$
(iv)  $A_{IS} = \frac{A_{I}R_{S}}{R_{S} + Z_{i}} = \frac{100 \times 1\text{k}\Omega}{2.32\text{k}\Omega}$ 

$$A_{\rm IS} = 43.103$$
  
(v)  $Z_0 \times R_c = 4 \text{ k}\Omega$ 

## **TWO-PORT SYSTEMS APPROACH**




If we take a Thevenin look at the output terminals, we find  $V_i$  set to zero:

$$Z_{\rm th} = Z_{\rm o} = R_{\rm o}$$


 $E_{\rm th}$  is the open circuit voltage between the output terminals identified as  $V_{\rm o}$ .

Substituting the internal elements for two-port network.

## Applying a Load to the Two-port Network System



Effects of Source Resistance R<sub>s</sub>




#### 3.492 | Part III • Unit 5 • Analog Circuits


The parameters  $Z_i$  and  $A_{VNL}$  of a two-port system are unaffected by the internal resistance of the applied source, and the output impedance may be affected by the magnitude of  $R_{s}$ .

$$\begin{split} V_{\rm i} &= \frac{R_i}{R_i + R_S} \cdot V_{\rm S} \\ V_{\rm o} &= A_{\rm VNL} \cdot V_{\rm i} \\ &= A_{\rm VNL} \frac{R_i}{R_i + R_s} \cdot V_S \\ A_{\rm VS} &= \frac{V_o}{V_S} = \frac{R_i}{R_i + R_S} \cdot A_{\rm VNL} \end{split}$$

## Effects of $R_{\rm c}$ and $R_{\rm l}$



## FREQUENCY RESPONSE ANALYSIS OF Amplifiers




Frequency range	Coupling and bypass capacitor	Parasitic capacitance
Low	Consider	Open
Mid	Short	Open
High	Short	Consider


 $A_{V(mid)}$  = mid-band gain of the amplifier

Bandwidth =  $f_{\rm H} - f_{\rm L}$ 


## Low frequency Response of an R.C-coupled CE Amplifier




Low frequency response depends on  $C_1$ ,  $C_2$ , and  $C_E$ Due to  $C_1$ , we get



## **AC Equivalent Network**




## Frequency Response due to C<sub>1</sub>




$$f_1 = \frac{1}{2\pi(R_s + R_i)C_1}$$

where  $R_i = R_1 || R_2 || \beta r_e$ 

Due to  $C_2$ , we get





## Frequency Response due to $C_2$




where  $R_0 = r_0 \alpha R_C$ Due to  $C_E$ , we get


## **Miller's Theorem**








## **AC Equivalent Network**



## **Frequency Response**




3.494 | Part III • Unit 5 • Analog Circuits

$$C(1-A) = R_{s} \qquad A \qquad = \frac{C(A-1)}{A}$$


 $C_{\rm iw}$  and  $C_{\rm ow}$  is the wiring (stray) capacitance;  $C_{\rm bc}$  is the miller capacitance; and  $C_{\rm be}$ ,  $C_{\rm ce}$  are the junction capacitance or parasitic capacitance.

$$C_{\text{in}} \text{ (miller)} = C(1 - A)$$
  
 $C_{\text{out}} \text{ (miller)} = \frac{C(A-1)}{4}$ 


## High Frequency Response of an **RC-coupled CE Amplifier**



## **Thevenin's Circuit** Input Side




### **Output Side**



$$F_0 = \frac{1}{2\pi R_{tho}C_0}$$
$$R_{tho} = r_0 \parallel R_C \parallel R_L$$
$$C_0 = C_{wireo} + C_{ce} + C_{bc} \frac{(A-1)}{A}$$

#### Example 2

Determine the lower cut-off frequency for the circuit given  $\beta = 100 \text{ and } r_0 = \infty \Omega$ 



#### Solution

Determining ' $r_{e}$ '

$$r_{e} = \frac{26\text{mv}}{I_{E}}$$

$$R_{e} = 15.76 \ \Omega \text{ (refer GE04557)}$$

$$\beta r_{e} = 1.576 \ \text{k}\Omega$$
Mid-band gain  $A_{V} = \frac{-(R_{C} \parallel R_{L})}{r_{e}}$ 

$$A_{V} = -90$$

$$R_{i} = R_{1} \parallel R_{2} \parallel \beta r_{e} = 1.32 \ \text{k}\Omega$$

$$R_{s}^{-1} = R_{s} \parallel R_{1} \parallel R_{2} = 0.889 \ \text{k}\Omega$$

$$R_{e} = R_{E} \parallel \left(\frac{Rs^{1}}{\beta} + r_{e}\right) = 24.35 \ \Omega$$

$$f_{1} = \frac{1}{2\pi(R_{s} + R_{i})C_{1}} = 6.86 \ \text{Hz}$$


$$f_{1}^{-1} = \frac{1}{2\pi(R_{C} + R_{L})C_{2}} = 25.86 \ \text{Hz}$$

$$f_{1}^{-\alpha} = \frac{1}{2\pi R_{E}C_{E}} = 327 \ \text{Hz}$$
: Dominant lower = cut off frequency

.: Dominant lower – cut-off frequency = 327 Hz (Highest).

#### Example 3

Determine the higher cut off frequency for the given circuit given  $\beta = 100$ ,  $r_0 = \infty \Omega V_{cc} = 20$  v,  $C_{be} = 36$  pF,  $C_{bc} = 4$  pF




- (A) 738.24 kHz(C) 10 MHz
- (B) 8.6 MHz(D) 800 kHz
- Solution

$$\begin{split} R_{\text{thi}} &= R_{\text{s}} \parallel R_{1} \parallel R_{2} \parallel \beta r_{\text{e}} \\ r_{\text{e}} &= 1.32 \text{ k}\Omega \\ R_{\text{thi}} &= 0.531 \text{ k}\Omega \\ C_{\text{i}} &= C_{\text{wirei}} + C_{\text{be}} + (1 - A) C_{\text{bc}} \\ A &= -90 \text{ (refer GE04557)} \\ C_{\text{i}} &= 406 \text{ pF} \\ R_{\text{tho}} &= R_{\text{c}} \parallel R_{\text{L}} = 1.419 \text{ k}\Omega \\ C_{0} &= C_{\text{wo}} + C_{\text{ce}} + C_{\text{bc}} \frac{(A - 1)}{A} = 13.04 \text{ pF} \\ f_{\text{i}} &= \frac{1}{2\pi R_{thi} R C_{i}} = 738.24 \text{ kHz} \\ f_{0} &= \frac{1}{2\pi R_{\text{tho}} R C_{0}} = 8.6 \text{ MHz} \end{split}$$

Higher cut-off frequency is 738.24 kHz (lowest).

## MULTISTAGE AMPLIFIERS Cascaded Systems



The two-port systems approach is partially useful for cascaded systems such as that appearing in the figure, where  $A_{v1}, A_{v2}, \ldots, A_{vn}$  are voltage gains of each stage, under loaded conditions, that is,  $A_{v1}$  is determined with the input impedance to  $A_{v2}$  acting as load on  $A_{v1}$ .


The total gain of the system is the product of individual gains.

 $A_v = A_{v1} \cdot A_{v2} \cdot A_{v3} \cdot \dots \cdot A_{vn}$  and total current gain is  $A_i = -A_v \frac{Z_i}{R_v}$ 

Effect of cascading on frequency response:

- 1. Gain is multiplied.
- 2. Bandwidth is reduced.

If *n*' amplifiers having lower cut-off frequency of  $f_L$  and the highest cut-off frequency of  $f_H$ , then the frequency response is given in the following figure.



where  $f_{\rm L}$  and  $f_{\rm H}$  are the lower and higher cut-off frequencies of the individual amplifier stages.

#### **RC-coupled BJT Amplifier**


The name is derived from the capacitive coupling (capacitor  $(C_{\rm C})$ ) and the fact that the load on first stage is on RC combination. The coupling capacitor isolates the two stages from a DC point of view, but acts as short circuit equivalent for the AC response. The input impedance of second stage acts as load for the first stage.

#### Cascode connection (CE-CB)

If the collector of the loading transistor is connected to the emitter of the following transistor, it is called as cascode–connection.

#### 3.496 | Part III • Unit 5 • Analog Circuits

The possible configurations are as follows:




#### Advantages

- 1. Larger output impedance
- 2. Wider bandwidth


#### Example 4

For the connection shown in the following figure, find the overall transconductance of the circuit given  $g_{m1}$ , is the transconductance of CE amplifier and  $g_{m2}$  is the transconductance of CB amplifier.



(A)  $g_{m2}$ (C)  $g_{m1}$ 


Solution



Overall transconductance =  $\frac{I_{c2}}{V_i}$ 

$$I_{C2} = I_{e2} = I_{C1}$$
  
$$\therefore g_{m} \text{ (overall)} = \frac{I_{c1}}{V_{i}} = g_{m1}$$


## **Darlington Connection**



The main feature of the Darlington connection is that the composite transistor acts as a single unit with a current gain that is product of the current gains of the individual transistors.

$$\beta_{\rm D} = \beta_1 \cdot \beta_2$$

A Darlington transistor connection provides a transistor having a very large current gain typically a few thousand and high input resistance.




DC bias

$$I_{\rm B} = \frac{V_{CC} - V_{BE}}{R_B + \beta_D R_E}$$
$$I_{\rm E} = (\beta_{\rm D} + 1) I_{\rm B}$$

AC analysis

$$Z_{i} = R_{B} \parallel \beta_{1} \beta_{2} R_{E}, A_{i} = \frac{\beta_{D} R_{E}}{R_{B} + \beta_{D} R_{E}}$$
$$A_{v} \approx 1, \qquad Z_{o} = \frac{r_{e1}}{\beta_{2}} + r_{e2}$$

where  $R_{\rm E}$  is by passed and output taken at collector.




$$A_{\rm v} = \frac{V_o}{V_i} = \frac{\beta_D R_C}{Z_i^1}$$

#### Example 5

Given the transconductance of  $Q_1$  is  $g_{m1}$  and  $Q_2$  is  $g_{m2}$ .

Find the overall transconductance  $\frac{I_x}{V_x}$  ( $\beta$  is large)



(A)  $g_{m1}$ Solution

$$I_{x} = I_{c1} + I_{c2}$$

$$I_{c2} \sim I_{E2} = (\beta + 1) I_{E1}$$

$$I_{c2} \sim (\beta + 1) I_{c1}$$

$$I_{c2} \sim (\beta + 1)^{2} I_{b1}$$


(B)  $0.5 g_{m2}$  (C)  $0.5 g_{m1}$ 

(D)  $g_{m2}$ 

as '
$$\beta$$
' is large  $I_{c2} >> I_{c1}$   
 $\therefore I_{x} \sim I_{c2}$ 

$$V_{\rm x} = 2V_{\rm be} \text{ (KVL at input)}$$
$$\frac{I_x}{V_{\rm x}} = \frac{I_{c2}}{2V_{be}} = 0.5 \text{ g}_{\rm m2}$$

Feedback pair




DC analysis

$$I_{\rm BI} = \frac{V_{cc} - V_{BEI}}{R_B + \beta_D R_C}$$
$$I_{\rm c} \approx I_{\rm c2}$$


AC analysis

$$Z_i^{l} = \beta_1 \beta_2 R_c, Z_i = R_B \parallel Z_i^{l}$$
$$A_i = \frac{I_o}{I_i} = \frac{-\beta_1 \beta_2 R_B}{R_B + \beta_1 \beta_2 R_c}$$
$$A_v = \frac{\beta_2 R_c}{r_{e1} + \beta_2 R_c} \approx 1, \qquad Z_o = \frac{r_{e1}}{\beta_2}$$


# HIGH FREQUENCY RESPONSE OF AN AMPLIFIER ( $\pi$ Model)



AC equivalent Circuit:







 $f_{\rm T}$  is the unity gain *f* requency.

 $f_{3dB} = 3 \text{-dB} f$ requency  $f_{3dB} = \frac{1}{2 - (G + G)}$ 

$$_{\rm 3dB} = \frac{1}{2\pi r_\pi (C_\pi + C_\mu)}$$

$$f_{\rm T} = \frac{g_m}{2\pi (C_\pi + C_\mu)}$$
$$\frac{f_T}{f_{3dB}} = g_{\rm m} r_\pi = h_{fe}$$

#### Example 6


An amplifier has a gain of 60 dB with a bandwidth of 10 MHz. Find the unity gain frequency. (A) 10 GHz (B) 100 GHz

(C)	10 MHz	(D)	100 MHz

#### Solution

Gain = 
$$A_{in}$$
 dB = 60  
20 log  $A$  = 60  
 $\Rightarrow A = 10^3 = 1,000$   
 $f_T = (1,000) (10 \times 10^6)$   
 $f_T = 10$  GHz

## **FET AMPLIFIER STAGES**




For JFET and depletion mode MOSFET analysis, Shockley's equation holds good


i.e., 
$$I_{\rm D} = I_{\rm DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$
 = Source Current

where  $I_{\rm D}$  is the drain current =  $I_{\rm S}$ ;  $I_{\rm DSS}$  is the drain saturation current; and  $V_{\rm P}$  is the pinch-off voltage where  $I_{\rm D} = 0$  A.

#### J-FET Transfer characteristics

#### **Output characteristics:**





#### Enhancement Mode MOSFET Analysis

$$i_{\rm D} = K(V_{\rm GS} - V_{\rm T})^2$$

 $i_{\rm D}$  is the instantaneous drain current;  $V_{\rm GS}$  is the instantaneous gate–source voltage;

and  $V_{\rm T}$  is the threshold voltage.

Symbols used to represent DC, AC, and instantaneous values:


- 1.  $I_d = AC$  drain current
- 2.  $I_{\rm D} = {\rm DC}$  drain current

3.  $i_{\rm D}$  = instantaneous drain current =  $I_{\rm D} + i_{\rm d}$ 

#### **Region of Operation**

 $\begin{array}{l} \text{Case (i): } V_{\text{GS}} < V_{\text{T}} \text{: cut-off region} \\ \text{Case (ii): } V_{\text{GS}} > V_{\text{T}} \text{ and } V_{\text{DS}} < (V_{\text{GS}} - V_{\text{T}}) \text{: linear and triode} \\ \text{region} \\ \text{Case (iii): } V_{\text{GS}} > V_{\text{T}} \text{ and } V_{\text{DS}} \geq (V_{\text{GS}} - V_{\text{T}}) \text{: saturation region} \\ \text{Case (iv): } V_{\text{GS}} > V_{\text{T}} \text{ and } V_{\text{DS}} \geq 2(V_{\text{GS}} - V_{\text{T}}) \text{: breakdown} \\ \text{region} \end{array}$ 


#### **Transfer Characteristics**



Slope = 
$$g_{\rm m} = \frac{\Delta i_d}{\Delta V_{gs}} | V_{GSQ}|$$

 $g_{\rm m}$  is the transconductance.

#### **Output Characteristics**



Slope = 
$$r_{\rm D} = \left(\frac{di_D}{dv_{DS}}\right)^{-1} |V_{GS}| = V_{GSQ}$$

where  $r_{\rm D}$  is the drain resistance.

## Transconductance (g<sub>m</sub>)

i) 
$$i_{\rm D} = k (V_{\rm GS} - V_{\rm T})^2$$
  
 $i_{\rm D} = I_{\rm D} + i_{\rm d}$   
 $v_{\rm GS} = V_{\rm GS} + V_{\rm gs}$   
 $i_{\rm d} = 2k_{\rm n} (V_{\rm GS} - V_{\rm T})$  at  $V_{\rm GSQ}$   
where  $k_{\rm n} = \mu_{\rm n} C_{\rm ox} \left(\frac{W}{L}\right)$  represents MOSFET

fabrication constant.

$$g_{\rm m} = 2k_{\rm n} \sqrt{\frac{i_D}{k_n}}$$
$$g_{\rm m} = 2\sqrt{k_n I_{DQ}}$$


#### AC Equivalent Model of MOSFET

$$i_{\rm d} = f(V_{\rm gs}, V_{\rm ds})$$


by superposition theorem

$$i_{\rm d} = g_{\rm m} V_{\rm gs} + \frac{V_{\rm ds}}{r_{\rm ds}}$$

where  $g_{\rm m}$  is the transconductance and  $r_{\rm ds}$  is the drain resistance.



#### **Small Signal Equivalent Circuits**



The values of both  $g_m$  and  $r_d$  are bias dependent. The output resistance  $r_d$  is usually not sufficiently large, and so it may not be neglected (as  $r_o$  is often neglected in the BJT model).

The quantity  $\mu$  is called amplification factor  $\mu = g_{\rm m} r_{\rm d}$ . The open circuit between gate and source in the model makes  $I_{\rm g} = 0$ , and so we consider  $A_{\rm V}R_{\rm o}$  only ( $A_{\rm I}$  and  $R_{\rm i}$  are very high)

#### **Equations for FET Stages**

Common source stage

$$A_{v} = -\frac{\mu R_{D}}{r_{d} + R_{D}} = \frac{-g_{m} R_{D}}{1 + R_{D}/r_{d}}$$
$$R_{o} = r_{d}, R_{o}^{1} = R_{D} || r_{d}$$


Common source stage with source resistance

$$A_{v} = \frac{\mu R_{D}}{r_{d} + R_{o} + (1 + \mu) R_{S}} = \frac{-g_{m} (r_{o} \parallel R_{D})}{1 + g_{m} R_{S} R_{L} / R_{D}}$$
$$R_{o} = r_{d} + R_{S} (1 + \mu) = r_{d} (1 + g_{m} R_{S})$$
$$R_{o}^{-1} = R_{o} \parallel R_{D}$$


Common Drain configuration

$$A_{v} = \frac{\mu R_{S}}{r_{d} + R_{S} (1 + \mu)} = \frac{g_{m} R_{S}}{1 + g_{m} R_{S}} , R_{o} = \frac{r_{d}}{1 + \mu} = \frac{1}{g_{m}}$$
$$R_{o}^{-1} = R_{s} || R_{o}$$

## Enhancement Mode MOSFET Drain Feedback Configuration



#### AC Equivalent Model:



#### **Input Impedance**

$$z_{i} = \frac{R_{F} + \left(r_{d} \mid \mid R_{D}\right)}{\left[1 + \left(r_{d} \mid \mid R_{D}g_{m}\right)\right]}$$

if  $R_{\rm F} > > (r_{\rm d} \parallel R_{\rm D})$ 

$$\Rightarrow z_{i} = \frac{R_{F}}{1 + g_{m}\left(r_{d} \mid \mid R_{D}\right)}$$

if  $R_{\rm F} > > (r_{\rm d} \parallel R_{\rm D})$  and


$$\Rightarrow z_i = \frac{R_F}{1 + g_m R_D}$$

 $r_{\rm d} \ge 10 R_{\rm D}$ 

## **Output Impedance**

- 1. Make input voltage = 0
- 2. Connect a voltage source at the output and find  $\frac{V}{I}$

## **AC Equivalent Circuit**



## $z_0 = R_{\rm F} \operatorname{II} r_{\rm d} \operatorname{II} R_{\rm D}$

if  $R_{\rm F} >> (r_{\rm d} \text{ II } R_{\rm D})$  and  $r_{\rm d} \ge 10 R_{\rm D}$  $z_0 \sim R_{\rm D}$ 

## Voltage Gain

$$A_{v} = \frac{\left(\frac{1}{R_{F}}\right) - g_{m}}{\left(\frac{1}{R_{F}}\right) + \frac{1}{\left(r_{d} II R_{D}\right)}}$$


Approximations:

(i) If 
$$R_{\rm F} >> (r_{\rm d} || R_{\rm D})$$
  
 $A_{\rm V} \sim -g_{\rm m} (r_{\rm d} || R_{\rm D})$   
(ii) if  $R_{\rm F} >> (r_{\rm d} || R_{\rm D})$  and  $r_{\rm d} \ge 10R_{\rm D}$   
 $A_{\rm V} \sim -g_{\rm m}R_{\rm D}$   
(iii)  $g_{\rm m} >> \frac{1}{R_F}$ , then  $A_{\rm V} = -g_{\rm m} (r_{\rm d} || R_{\rm D} || R_F)$ 

## **Summary**

Without approximation	With approximation
(i) $A_{\rm V} = -g_{\rm m} (r_{\rm d} \Pi R_{\rm D})$	(i) $A_{\rm V} = -g_{\rm m}R_{\rm D}$
$(\text{ii}) z_{\text{i}} = \frac{R_F}{1 + g_m(r_d \mid \mid R_D)}$	(ii) $z_i = \frac{R_F}{1 + g_m R_D}$
(iii) $z_0 = r_d \prod R_D$	(iii) $z_0 = R_D$

#### Example 7




Find 
$$g_{\rm m}$$
,  $r_{\rm d}$ ,  $z_{\rm i}$ ,  $z_{\rm 0}$ ,  $A_{\rm v}$ .  
 $K = 0.2 \times 10^{-3} \text{ A/V}^2$   
 $V_{\rm T} = 3 \text{ v}$   
 $Y_{\rm d} = 20 \text{ } \mu \text{s}$   
 $V_{\rm GSQ} = 6.4 \text{ V}$   
 $I_{\rm DQ} = 2.75 \text{ mA}$ 


## Solution

(i) 
$$g_{\rm m} = 2k(V_{\rm GSQ} - V_{\rm T})$$
  
 $= 1.632 \text{ mA/V}$   
 $g_{\rm m} = 1.632 \text{ ms}$   
(ii)  $r_{\rm d} = \frac{1}{y_d} = 50 \text{ k}\Omega$   
(iii)  $z_{\rm i} = \frac{R_F}{1 + g_m (r_d ||R_D)} = 2.42 \text{ m}\Omega$   
(iv)  $z_0 = R_{\rm F} ||r_{\rm d}||R_{\rm D} = 1.923 \text{ k}\Omega$   
(v)  $A_{\rm v} = -g_{\rm m} (r_{\rm d} ||R_{\rm D}||R_{\rm F}) = -3.14$ 

## Common Source Amplifier (Voltage Divider Bias)



## **Amplifier AC Equivalent Model**



(i)  $z_i = R_1 || R_2$ 


(ii) 
$$z_0 = r_d \parallel R_{\rm D}$$

(iii) 
$$A_v = -g_m(r_d \parallel R_D)$$
  
If  $r_d > > 10R_D$ , then  $A_v \simeq -g_m R_D$ 

*Direction for questions 8 to 14:* Select the correct alternative from the given choices.

#### Example 8

The amplifier circuit with  $R_{\rm S} = 500 \ \Omega$ ;  $R_{\rm C} = 1.5 \ {\rm k}\Omega$  operates at  $I_{\rm C} = 1 \ {\rm mA}$ , and the parameters are  $\beta_0 = 125$ ,  $f_{\rm T} = 300 \ {\rm MHz}$ , and  $C_u = 0.5 \ {\rm pF}$ . The mid-band voltage gain is



#### Solution

$$g_{m} = \frac{I_{C(mA)}}{25} = \frac{1}{25}$$
$$\beta_{0} = g_{m} \cdot r_{\pi} \Rightarrow r_{\pi} = \frac{\beta_{0}}{g_{m}} = \frac{125}{1/25} = 3,125 \ \Omega$$
$$\omega_{T} = \frac{g_{m}}{C_{\pi} + C\mu} = 2\pi \times 300 \times 10^{6}$$
$$C_{\pi} + C_{\mu} = \frac{g_{m}}{\omega_{T}} = \frac{1}{25 \times 2\pi \times 300 \times 10^{6}} = 21 \text{pF}$$

The AC equivalent circuit using unilateral hybrid  $\pi$ .

$$R_{S} \neq r_{\pi} \qquad C = V_{\pi} \qquad g_{m} \vee \pi \neq R_{C} \qquad -$$

$$\frac{V_{0}}{V_{1}} = g_{m} R_{C}$$

$$C = C_{x} + C_{\mu} (1 + g_{m} R_{C})$$

$$= C_{\pi} + C_{\mu} + C_{\mu} g_{m} R_{C}$$

$$V_{\pi} = \frac{V_{S} r_{\pi}}{R_{S} + r_{\pi}} \cdot \frac{1}{1 + \frac{S}{\omega_{H}}} \text{ where } \omega_{H} = \frac{1}{RC}$$

$$R = R_{S} \parallel r\pi$$

$$\frac{V_{O}}{V_{S}} = \frac{-\beta_{0} R_{C}}{R_{S} + r_{\pi}} \cdot \frac{1}{1 + \frac{S}{\omega_{H}}}$$

Mid-band gain  $A_0 = \frac{-\beta_0 R_C}{R_S + r_\pi} = \frac{125 \times 1.5}{0.5 + 3.125} = -51.72$ 

#### **Example 9**

The value of  $\omega_{\rm H} = 2\pi f_{\rm H}$ , which is the upper cut-off frequency in the abovementioned question?


(A) 75.7M rad/s
(B) 54.6M rad/s
(C) 39.2M rad/s
(D) 32.9M rad/s

#### Solution

$$C = (C_{\pi} + C_{\mu}) + C_{\mu}g_{m}R_{C}$$
  
= 21+0.5× $\frac{1}{25}$ ×1500 = 21 + 30 = 51 pF  
 $\omega_{H} = \frac{1}{RC} = \frac{1}{500 \times 51 \text{pF}} = 39.2 \text{ M rad/s}$ 

#### Example 10

For the common source amplifier with  $R_{\rm S}$ , find the values of  $\frac{V_O}{V_S}$  and  $R_{\rm O}$  (output Impedance), given  $R_{\rm D} = 16 \text{ k}\Omega$ ,  $R_{\rm S} = 1 \text{ k}\Omega$ , FET parameters are  $r_{\rm d} = 32 \text{ k}\Omega$  and  $\mu = 60$ .




(A) 8.8, 93 kΩ
(C) -4.2, 56 kΩ

(B)  $-8.8, 93 \text{ k}\Omega$ (D)  $+4.2, 56 \text{ k}\Omega$ 

#### Solution

The equivalent current in the loop equation from KVL




By solving 
$$A_V = \frac{V_O}{V_S} = \frac{-\mu R_D}{r_d + R_S (1 + \mu) + R_D}$$
  
 $R_0 = r_d + R_S (1 + \mu)$   
 $R_S = 1 \text{ k}\Omega, R_D = 16 \text{ k}\Omega, r_d = 32 \text{ k}\Omega, \mu = 60$   
 $A_V = -8.8$   
 $R_O = 32 + 1 \text{ x} 61 = 93 \text{ k}\Omega$ 

#### Example 11

The given figure shows a composite transistor consisting of a MOSFET and a bipolar transistor in cascade.

The MOSFET has transconductance  $g_m$  of 3m A/V and bipolar transistor has  $\beta$  of 99. The overall transconductance of the composite transistor is? (If C is very large)



Solution


$$g_{\rm m} \cdot V_{\rm in} = I_{\rm E} (\rm BJT), \ \alpha = \frac{I_{\rm C}}{I_{\rm E}} = (BJT)$$
$$I_{\rm c} = \alpha I_{\rm E} = \alpha g_{\rm m} \cdot V_{\rm in},$$
$$\alpha = \frac{\beta}{\beta + 1} = 0.99$$

$$g_{\rm m} \text{ (overall)} = \frac{I_c}{V_{in}} = g_{\rm m} \alpha$$
$$= 3 \times 10^{-3} \times 0.99 = 2.97 \times 10^{-3} \text{ Mho}$$

Direction for questions 12 to 14:

#### Example 12

The source follower amplifier circuit shown in the following figure. Transistor parameters are  $V_{\rm th} = 1.2$  V,  $k_{\rm n} = 4$  mA/V<sup>2</sup>, and  $\lambda = 0.01$  V<sup>-1</sup> small signal transconductance and  $I_{\rm D}$  are




(A) 8.47 mA, 14.8 mA/V(C) 6.47 mA, 11.6 mA/V

(B) 6.47 mA, 14.8 mA/V(D) 8.47 mA, 11.6 mA/V

#### Solution

DC analysis of the circuit

$$\frac{V_G - 12}{162} + \frac{V_G - 0}{486} = 0 \implies V_G = 9V$$
$$I_D = \frac{V_G - V_{GS}}{(0.75 \text{k}\Omega)} = k_n \left(V_{GS} - V_{th}\right)^2$$
$$+ \frac{12V}{12} \text{ (In the second second$$



$$(9 - V_{GS}) = (0.75)(4)(V_{GS} - 1.2)^2$$
  
 $(9 - V_{GS}) = 3(V_{GS} - 1.2)^2$   
 $9 - V_{GS} = 3V_{GS}^2 - 7.2V_{GS} + 4.32$ 

 $3V_{GS}^2 - 6.2V_{GS} - 4.68 = 0$  $V_{GS} = 2.65$  or -0.58 (by solving)

 $V_{\rm GS}$  should be positive  $V_{\rm GS} = 2.65$  V

$$I_D = \frac{V_G - V_{GS}}{0.75 \text{k}\Omega} = \frac{6.35}{0.75} = 8.47 \text{mA}$$

Small signal transconductance is


$$g_m = \frac{dI_D}{dV_{GS}} = 2k_n (V_{GS} - V_{th})$$
  
= 2 × 4 × (2.65 - 1.2) = 11.6 mA/V

#### Example 13

Small signal voltage gain	$A_{\vartheta} = \frac{V_o}{V_{\odot}}$ is
(A) 1.2	(B) 1.13
(C) 0.98	(D) 0.86

#### Solution

The small signal equivalent circuit of the given amplifier is



Voltage gain 
$$A_{\vartheta} = \frac{g_m(R_S \parallel r_o)}{1 + g_m(R_S \parallel r_o)} \cdot \frac{R_i}{R_i + R_{si}}$$
  
=  $\frac{11.6(0.75 \parallel 11.8)}{1 + 11.6(0.75 \parallel 11.8)} \times \frac{121.5}{121.5 + 4} = 0.86$ 

#### Example 14

The output resistance of	the amplifier circuit is
(A) 87.8 Ω	(B) 82.3 Ω
(C) 79.3 Ω	(D) 76.6 Ω

#### **Solution**

By small signal equivalent circuit, output independence is

$$R_0 = \frac{1}{g_m} || R_s || r_0$$
  
= 0.086 || 0.75 || 11.8 k\Omega  
0.076 k\Omega \Rightarrow 76.6 \Omega

#### **Exercises**

#### Practice Problems I

*Direction for questions 1 to 30:* Select the correct alternative from the given choices.

#### **Direction for questions 1 and 2:**

A BJT has  $h_{\rm fe} = 220$ ,  $g_{\rm m} = 40 \times 10^{-3}$  °C,  $C_{\rm cb} = 10$  pF and  $C_{\rm be} = 50$  pF.

- What is unity gain frequency f<sub>T</sub>?


   (A) 80.6 MHz
   (B) 106.6 MHz
   (C) 20 MHz
   (D) 100 kHz
- 2. What is  $\beta$  cut-off frequency  $f_{\beta}$ ? (A) 4.84 kHz (B) 0.359 MHz
  - (C) 3.59 kHz (D) 0.484 MHz

#### **Direction for questions 3 and 4:**

(A) -100

A CE amplifier is shown in the following figure with the following specifications.

 $\begin{aligned} R_1 &= 40 \text{ k}\Omega, R_2 &= 4.7 \text{ k}\Omega \\ R_C &= 4 \text{ k}\Omega, R_E &= 1.2 \text{ k}\Omega, \beta &= 100 \\ \text{Further, } V_T &= 26 \text{ mv and } V_{CC} &= 16 \text{ V}, V_{BE} &= 0.7 \text{ V}. \end{aligned}$ 



3. What is the voltage gain A<sub>V</sub> of the amplifier?
(A) -132.3 (B) -10 (C) -121.5 (D) -30.6

(B) -3.33


4. If the bypass capacitor  $C_{\rm E}$  is removed, the voltage gain is \_\_\_\_\_

(C) -2.73

(D) -121.5

5. The transistor shown in the following figure has  $r_e = \frac{V_T}{I_E} = 2.6\Omega$ .

The mid-band voltage gain of the amplifier is \_\_\_\_\_



6. A multistage amplifier is to be constructed using four identical stages, each of which has a lower cut-off frequency 60 Hz and upper cut-off frequency 1 MHz. The bandwidth of multistage amplifier is \_\_\_\_\_

(A)	0.39 MHz	(B) 4 MHz
(C)	0.435 MHz	(D) 0.51 MHz

- 7. A multistage amplifier has three stages. The voltage gain of three stages are 30, 50, and 60, respectively. The overall gain in dB is \_\_\_\_\_
  - (A) 60 dB (B) 105.2 dB
  - (C) 140 dB (D) 99.06 dB
- 8. A multistage amplifier have two identical stages. If each stage has  $R_{in} = 2 \text{ k}\Omega$ ,  $\beta = 80$  and  $R_{C} = 3.5 \text{ k}\Omega$ . The overall voltage gain is \_\_\_\_\_

(A)	2,090	(B)	19,600
(C)	280	(D)	70

9. The following parameters were measures on transistor biased at  $I_{\rm C} = 2$  mA:


$$h_{\rm fe} = 80 \ h_{\rm re} = 0.5 \times 10^{-4}$$

 $h_{0e} = 1.4 \times 10^{-6} \,\text{A/V}$ Calculate  $g_{\rm m}$  and  $r_{\pi}$ . (A)  $g_{\rm m} = 0.769$   $\mho$ ,  $r_{\pi} = 10.4$  k $\Omega$ (B)  $g_{\rm m} = 76.9 \ \text{O}, r_{\pi} = 1.04 \ \text{k}\Omega$ (C)  $g_{\rm m}^{\pi} = 76.9 \times 10^{-3} \,\text{O}, r_{\pi} = 1.04 \,\text{k}\Omega$ (D)  $g_{\rm m}^{\pi} = 76.9 \times 10^{-3} \,\text{O}, r_{\pi} = 10 \,\text{k}\Omega$ 

#### Direction for question 10:

A JFET common source amplifier is given in the following figure. The specifications are

 $r_{\rm d} = 100 \text{ k}\Omega, g_{\rm m} = 3 \times 10^{-3} \text{ S}$ 




- 10. The input impedance  $Z_i$  is
  - (A) 827 kΩ (B) 82.7 MΩ (C)  $1 M\Omega$ (D) 5 MΩ
- **11.** The output impedance  $Z_0$  is (A) 220 Ω (B) 3.2 kΩ (C) 2.2 kΩ (D) 2.152 kΩ
- **12.** The voltage gain  $A_{\rm V}$  is-(C) -300 (A) -6.6 (B) -3 (D) -6.456
- **13.** In a single-stage amplifier,

 $R_{\rm C} = 10 \text{ k}\Omega$ ,  $R_{\rm in} = 2 \text{ k}\Omega$ ,  $\beta = 50$ , and  $R_{\rm L} = 10 \text{ k}\Omega$ . A small signal voltage  $V_i(t) = 0.5 \sin \omega t$  mV is applied, the output voltage  $V_0$  is (A) -62.5 sinwt mV (B)  $-125 \sin\omega t$ , mV

(C)  $-31.5 \sin\omega t$ , mV (D) 62.5 sin *w*t, v

14. In the cascode amplifier shown in the figure, if the common emitter stage  $Q_1$  has  $r_{e1} = 26 \Omega$  and common base  $Q_2$  has  $r_{e2} = 12 \Omega$ , then the output current  $i_0$  for  $V_1 = 0.2 V$ is \_\_\_\_\_



(D) None


- (C) 6.2 mA
- 15. A CE amplifier has a unity gain frequency of 305 MHz with a gain of 92 dB. The 3 dB bandwidth is \_ (A) 16.2 MHz (B) 305 MHz

(C) 4 MHz	(D) 7.66 kHz


#### Direction for questions 16 and 17:

An FET amplifier is shown with the following specifications.

 $R_1 = 1 \text{ M}\Omega, R_2 = 200 \text{ k}\Omega, R_S = 1 \text{ k}\Omega, R_D = 2 \text{ k}\Omega, R_L = 1.8$  $k\Omega$ ,  $R_{signal} = 5 k\Omega$ ,  $C_1 = C_2 = 0.1 \mu F$  and  $v_{DD} = 20$  volts. The other parameters of FET are  $r_{\rm d} = 100 \text{ k}\Omega$ ,  $C_{\rm gs} = 4 \text{ pF}$ ,  $C_{\rm ds} =$ 0.5 pF,  $C_{\rm gd} = 1.2$  pF, and  $g_{\rm m} = 4 \times 10^{-3}$  O




- 16. The approximate lower cut-off frequency is \_ (A) 9.35 Hz (B) 60.5 Hz (C) 21.5 Hz (D) 425.5 Hz
- **17.** The approximate upper cut-off frequency is (A) 84.6 MHz (B) 10 MHz (C) 5.7 MHz (D) 210 MHz
- **18.** An amplifier circuit with  $R_{\rm C} = 2 \ \mathrm{k}\Omega$  operating at  $I_{\rm C} =$ 1.2 mA. If the gain bandwidth product of the amplifier is 125 kHz, then the bandwidth of the same amplifier, assuming  $V_{\rm T} = 26$  mv, is \_
  - (A) 2.7 kHz (B) 62.5 kHz (C) 1.35 kHz
    - (D) None of these
- 19. An RC-coupled CE amplifier is shown in the following figure with following specifications.  $R_1/R_2 = 4 \text{ k}\Omega$ ,  $\beta =$ 50,  $h_{ie} = 1 \text{ k}\Omega$ ,  $R_C = 2 \text{ k}\Omega$ , and  $R_E = 0.5 \text{ k}\Omega$ . What is the loss in gain, if the bypass capacitor  $C_{\rm E}$  is removed?



#### Direction for questions 20 to 22:


AFET amplifier is given in the following figure with following specifications.

 $I_{\rm DSS} = 5 \text{ mA}, V_{\rm P} = -2.5 \text{ V} \text{ and } r_{\rm d} = 80 \text{ k}\Omega$ 




20.	The input impedance $Z_i$ is	
	(A) 100 MΩ	(B) 9.09 MΩ
	(C) 110 MΩ	(D) 10 MΩ
21	The entropy increased and 7 in	

- **21.** The output impedance  $Z_0$  is (A) 1.95 k $\Omega$  (B) 80 k $\Omega$ (C) 10 k $\Omega$  (D) 2.5 k $\Omega$
- **22.** The output  $V_0$  for  $V_1 = 30 \text{ mV}$  is (A) -0.95 V (B) -150 mV(C) -40.5 mV (D) -81.432 mV
- 23. The emitter follower using a p–n–p transistor with  $\beta_0 = 150$  is biased at  $I_{\rm C} = 0.25$  mA, the voltage signal source has  $R_{\rm S} = 3 \text{ k}\Omega$ . In order to make the overall  $R_0 = 110 \Omega$ , the value of  $R_{\rm E}$  is
  - (A)  $1.42 \Omega$  (B)  $2.04 \Omega$ (C)  $0.71 k\Omega$  (D)  $1.42 k\Omega$
- 24. For the abovementioned value of  $R_{\rm E}$ , the values of  $A_{\rm V}$  and  $R_{\rm i}$  (input resistance) are
  - (A) 1, 230 k $\Omega$  (B) 2.8, 330 k $\Omega$
  - (C) 0.92, 230 k $\Omega$  (D) 0.92, 330 k $\Omega$
- **25.** In the circuit shown in the following figure, the transistor has  $\beta_0 = 125$ , and operated  $I_C = 0.3$  mA. The element values are  $R_S = 2 \text{ k}\Omega$ ,  $R_G = 5 \text{ k}\Omega$ , and  $R_E = 100 \Omega$ , and the value of  $V_O/V_S$  is?




(A)	-18.35	(B)	20.46
(C)	-24.98	(D)	32.46

**26.** Both the transistors have  $\beta_0 = 120$ , and operated at  $I_{\rm C} = 1$  mA,  $R_{\rm S} = 0.5$  k $\Omega$ ,  $R_{\rm C} = 1.5$  k $\Omega$ . Find overall gain.



#### Practice Problems 2

*Direction for questions 1 to 22:* Select the correct alternative from the given choices.




27.

An FET Amplifier shown in the abovementioned figure has parameters  $g_{\rm m} = 2$ m Mho,  $r_{\rm d} = 20$  kΩ, what is the value of load  $R_{\rm D}$  for mid-band gain of -20? Assume that  $R_{\rm S}$ ,  $C_{\rm S}$  bias is short  $R_{\rm S} = 300 \Omega$ ,  $R_{\rm I} = 160$  kΩ,  $R_{\rm 2} = 40$  kΩ. (A) 20 kΩ (B) 30 kΩ (C) 40 kΩ (D) 0 Ω

- 28. The value of input coupling capacitor  $C_{\rm G}$  for lower cut-off frequency  $f_{\rm L} = 300$  Hz in the abovementioned circuit is (A) 0.025  $\mu$ F (B) 0.052  $\mu$ F (C) 0.016  $\mu$ F (D) 0.043  $\mu$ F
- **29.** An amplifier circuit is shown in the figure; assume that the transistor works in active region. The low frequency small signal parameters for the BJT are  $g_m = 20$  ms,


$$\beta = 50, r_0 = \infty$$
, and  $r_b = 0; \frac{v_0}{V_{in}}$  of the amplifier is



- (A)
   0.967
   (B)
   0.976


   (C)
   0.983
   (D)
   0.998

   The Derlington pair store is shown in the formation of the store is shown in the store is show
- **30.** The Darlington pair stage is shown in the following figure. If the transconductance of  $Q_1$  is  $8 \times 10^{-3} \ {\ensuremath{\mho}}$  and  $Q_2$  is  $6 \times 10^{-3} \ {\ensuremath{\mho}}$ , the overall transconductance  $g_{\rm m}$  is



#### Direction for questions 1 to 3:

The *h* parameters of the transistor are  $h_{ie} = 400 \ \Omega$  and  $h_{fe} = 80$  and the transistor amplifier is given in the following figure.



- What is the input impedance Z<sub>i</sub> as seen from source?
   (A) 400 Ω
   (B) 100 kΩ
  - (C)  $500 \text{ k}\Omega$  (D)  $398 \Omega$
- **2.** What is the output Impedance  $Z_0$ ?


A) 2.2 kΩ	(B) 10 kΩ
C) 6.2 kΩ	(D) $6 k\Omega$

- 3. What is the voltage gain of the amplifier? (A) -80 (B) -440
  - $\begin{array}{c} (1) & 0 \\ (C) & -612 \\ \end{array} \qquad (D) & 1 \\ \end{array}$


#### Direction for questions 4 and 5:

The typical parameters of the hybrid  $\pi$ -model of transistor at room temperature and for  $I_{\rm C} = 1.8$  mA are  $C_{\pi} = 100$  pF and  $f_{\rm T} = 80$  MHz

- 4. The value of  $g_{\rm m}$  in mA/V is \_\_\_\_\_\_ (A) 6.9 (B) 0.69 (C) 0.069 (D) 69
- 5. The capacitance  $C_{\mu}$  is \_\_\_\_\_
  - (A) 38 pF (B) 2 pF
  - (C) 3.8 pF (D) 0.38 pF
- 6. The transconductance  $g_m$  of the transistor shown is 8 mS. The value of input resistance  $R_{in}$  seen from source is \_\_\_\_\_




- (A)  $1.54 \text{ k}\Omega$  (B)  $12.5 \text{ k}\Omega$ (C)  $1.764 \text{ k}\Omega$  (D)  $2.5 \text{ k}\Omega$
- 7. A RC-coupled CE amplifier is shown in the following figure. The lower cut-off frequency  $f_1$  due to coupling capacitor  $C_2$  is \_\_\_\_\_




#### Direction for questions 8 and 9:

A CE transistor amplifier is shown in the following figure with



A RC-coupled CE amplifier is shown in the following figure.




The specifications are


 $R_{\text{signal}} = 1 \text{ k}\Omega, R_1 = 20 \text{ k}\Omega, R_2 = 5 \text{ k}\Omega, R_C = 1 \text{ k}\Omega, R_E = 1 \text{ k}\Omega, R_L = 1 \text{ k}\Omega, C_1 = 0.5 \text{ }\mu\text{F}, C_2 = 1 \text{ }\mu\text{F}, \text{ and } C_E = 100 \text{ }\mu\text{F}.$ 

- 10. The lower cut-off frequency due to C<sub>1</sub> is
   (A) 23.4 Hz
   (B) 64 Hz
   (C) 32 Hz
   (D) 128 Hz
- **11.** The lower cut-off frequency due to  $C_2$  is (A) 0 Hz (B) 100 Hz
  - (C) 64 Hz (D) 80 Hz
- 12. What is the value of  $C_2$  required to have a lower cut-off frequency of 100 Hz?
- 13. A cascode amplifier is given in the following figure.

The voltage gain  $A_v = \frac{V_o}{V_c} is$  \_\_\_\_\_



- 14. The three amplifier stages are cascoded to provide overall gain of 12,000. The first two stages have a gain of 45 dB and 25.12, respectively, then the gain of third stage in dB is
  - (A) 3 dB (B) 28 dB (D) 8.58 dB (C) 80 dB
- **15.** The rise time of the amplifier to the input is 70 ns. The bandwidth of the amplifier is \_
  - (A) 1 MHz (B) 5 MHz
  - (C) 10 MHz (D) 0.5 MHz
- 16. The mid-frequency gain of RC-coupled CE amplifier is 200. The lower and upper cut-off frequencies are 50 Hz and 80 kHz. The frequencies at which gain falls to 150 are and
  - (A) 50 Hz, 80 kHz (B) 56.69 Hz, 70.55 kHz
  - (C) 25 Hz, 40 kHz (D) 10 Hz, 90 kHz
- **17.** A CE transistor amplifier shown in the following figure specified with  $h_{fe} = 50$ ,  $h_{ie} = 2 \text{ k}\Omega$ , and  $R_L = 10 \text{ k}\Omega$ . The value of  $R_{\rm C}$  required to maintain a mid-band gain  $A_{\rm V}$  = -120 is \_\_\_\_\_ kΩ




18. The mid-band gain of the amplifier is 62 dB. The gain at lower (or) upper 3 dB is \_\_\_\_

(A) 59 dB (B) 31 dB

(C) 
$$\frac{62}{\sqrt{2}}$$
 db (D) 65 dB

- **19.** A cascode amplifier is shown in the following figure. The transistor
  - $Q_1$  has  $g_{m1} = 5$  mA/V and
  - $Q_2$  has  $g_{m2} = 1.25$  mA/V.

The overall transconductance  $g_m$  of the Cascode amplifier is \_\_\_\_\_



(B) 1.25 mA/V (A) 5 mA/V(C) 6.25 mA/V (D) 4 mA/V

#### Direction for questions 20 to 22:

A multistage amplifier has four identical stages. Each stage is specified with gain A = 60 with lower cut-off  $f_1 = 30$  Hz and upper cut-off  $f_2 = 90$  kHz.

**20.** The overall gain  $A^1$  in dB is

	(A) 47.6 dB	(B) 32.55 dB			
	(C) 142.25 dB	(D) 60 dB			
21.	<b>21.</b> The overall lower cut-off frequency $f_1^{-1}$ is				
	(A) 120 Hz	(B) 69 Hz			
	(C) 7.5 Hz	(D) 21.2 Hz			

**22.** The overall upper cut-off frequency  $f_2^{-1}$  is \_ (A) 22.5 kHz (B) 45 kHz (D) 360 kHz (C) 39.13 kHz

## PREVIOUS YEARS' QUESTIONS

1. A bipolar transistor is operating in the active region with a collector current of 1 mA. Assuming that the  $\beta$  of the transistor is 100 and the thermal voltage ( $V_{\rm T}$ ) is 25 mV, the transconductance  $(g_m)$ , and the input resistance  $(r_{\pi})$  of the transistor in the common emitter configuration are [2004]

(A) 
$$g_{\rm m} = 25 \text{ mA/V}$$
 and  $r_{\pi} = 15.625 \text{ k}\Omega$ 

(B) 
$$g_{\rm m} = 40 \text{ mA/V}$$
 and  $r_{\pi} = 4.0 \text{ k}\Omega$ 


(C) 
$$g_m = 25 \text{ mA/V}$$
 and  $r_{\pi} = 2.5 \text{ k}\Omega$ 

(D) 
$$g_{m} = 40 \text{ mA/V}$$
 and  $r_{-} = 2.5 \text{ k}\Omega$ 

The cascade amplifier is a multistage configuration of 2. [2005]

(A)	CC–CB	(B)	CE-CB
(C)	CB-CC	(D)	CE-CC

**3.** Both transistors  $T_1$  and  $T_2$  in the figure have a threshold voltage of 1 v. The device parameters  $k_1$  and  $k_2$  of  $T_1$  and  $T_2$  are, respectively, 36  $\mu$ A/V<sup>2</sup> and 9  $\mu$ A/V<sup>2</sup>. The output voltage  $V_0$  is [2005]



- 4. An n-channel depletion MOSFET has following two points on its  $I_{\rm D} - V_{\rm GS}$  curve: (i)  $V_{\rm GS} = 0$  at  $I_{\rm D} = 12$  mA and

  - (ii)  $V_{\rm GS} = -6 \text{ v at } I_{\rm D} = 0$


Which of the following Q points will give the highest transconductance gain for small signals? [2006]

(A)  $V_{\rm GS} = -6 \, \rm v$ (B)  $V_{\rm GS} = -3 \, \rm v$ (C)  $V_{GS} = 0 v$ (D)  $V_{GS} = 3 \text{ v}$ 

#### **Direction for questions 5 to 7:**

In the transistor amplifier circuit shown in the figure, the transistor has the following parameters:

 $\beta_{\rm DC}$ = 60,  $V_{\rm BE}$  = 0.7 V,  $h_{\rm ie} \rightarrow \infty h_{\rm fe} \rightarrow \infty$ The capacitance  $C_{\rm c}$  can be assumed to be infinite.




In the figure, the ground has been shown by the symbol  $\tilde{N}$ .

- 5. Under the DC conditions, the collector-to-emitter voltage drop is: [2006]
  (A) 4.8 v
  (B) 5.3 v
  (C) 6.0 v
  (D) 6.6 v
- 6. If  $\beta_{DC}$  is increased by 10% the collector-to-emitter voltage drop [2006]
  - (A) increased by less than or equal to 10%
  - (B) decreases by less than or equal to 10%
  - (C) increase by more than 10%
  - (D) decreases by more than 10%
- 7. The small signal gain of the amplifier  $v_c/v_s$  is: [2006] (A) -10 (B) -5.3 (C) 5.3 (D) 10
- 8. In the CMOS inverter circuit shown, if the transconductance parameters of the NMOS and PMOS transistors are  $k_n =$

$$k_{\rm P} = \mu_n C_0 \times \frac{W_n}{L_n} = \mu_P C_0 \times \frac{W_p}{L_p} = 40 \,\mu\text{A} \,/\,\text{V}^2$$

and their threshold voltages are


$$V_{\text{THn}} = \left| V_{TH_p} \right| = 1$$
, the current *I* is [2007]



**9.** The drain current of an MOSFET in saturation is given by  $I_{\rm D} = K(V_{\rm GS} - V_{\rm T})^2$ , where K is a constant. The magnitude of the transconductance  $g_{\rm m}$  is [2008]

(A) 
$$\frac{K(V_{GS} - V_T)^2}{V_{DS}}$$
 (B)  $2K(V_{GS} - V_T)$   
(C)  $\frac{I_D}{V_{GS} - V_{DS}}$  (D)  $\frac{K(V_{GS} - V_T)^2}{V_{GS}}$ 

10. For the circuit shown in the following figure, transistors M1 and M2 are identical NMOS transistors. Assume that M2 is in saturation and the output is unloaded.




The current  $I_x$  is related to  $I_{\text{bias}}$  as

T T

(A) 
$$I_x = I_{\text{bias}} + I_s$$
 (B)  $I_x = I_{\text{bias}}$   
(C)  $I_x = I_{\text{bias}} - I_s$  (D)  $I_x = I_{\text{bias}} - \left(V_{DD} - \frac{V_{\text{out}}}{R_E}\right)$ 


11. The measured transconductance  $g_m$  of an NMOS transistor operating in the linear region is plotted against the gate voltage  $V_G$  at constant drain voltage  $V_D$ . Which of the following figures represent the expected dependence of  $g_m$  on  $V_G$ ? [2008]




12. Two identical NMOS transistors *M*1 and *M*2 are connected as shown in the following figure.  $V_{\text{bias}}$  is chosen so that both transistors are in saturation. The equivalent  $g_{\text{m}}$  of the pair is defined to be  $\frac{\partial I_{\text{out}}}{\partial V_1}$  at constant  $V_{\text{out}}$ .

The equivalent  $g_{\rm m}$  of the pair is

[2008]



- (A) The sum of individual  $g_m$ s of the transistors
- (B) The product of individual  $g_m$ s of the transistors
- (C) Nearly equal to the  $g_m$  of m1
- (D) Nearly equal to  $g_m/g_0$  of  $m^2$
- **13.** An astable multivibrator circuit using IC 555 timer is shown in the following figure. Assume that the circuit is oscillating steadily [2008]




The voltage  $V_c$  across the capacitor varies between

- (A) 3 V to 5 V (B) 3 V to 6 V
- (C) 3.6 V to 6 V (D) 3.6 V to 5 V

#### Direction for questions 14 and 15:

In the following transistor circuit,  $V_{\rm BE} = 0.7$  V,  $r_{\rm e} = 25$  mV/  $I_{\rm E}$ ,  $\beta$  and all the capacitances are very large.



14. The value of DC current  $I_{\rm F}$  is [2008] (A) 1 mA (B) 2 mA

15. The mid-band voltage gain of the amplifier is approximately [2008]


(A) -180 (B) -120 (C) -90 (D) -60

16. Consider the following two statements about the internal conditions in an n-channel MOSFET operating in the active region

 $S_1$ : The inversion charge decreases from source to drain.  $S_2$ : The channel potential increases from source to drain. Which of the following is correct? [2009] (A) Only  $S_2$  is true

- (B) Both  $S_1$  and  $S_2$  are false.
- (C) Both  $S_1$  and  $S_2$  are true, but  $S_2$  is not a reason for  $S_1$ .
- (D) Both  $S_1$  and  $S_2$  are true, and  $S_2$  is a reason for  $S_1$
- 17. A small signal source  $V_i(t) = A\cos 20t + B\sin 10^6 t$ is applied to a transistor amplifier as shown in the

following figure. The transistor has  $\beta = 150$  and  $h_{ie}$ = 3 k $\Omega$ . Which expression best approximates  $V_0(t)$ ? [2009]




- (A)  $V_0(t) = -1,500 (A\cos 20t + B\sin 10^6 t)$
- (B)  $V_0(t) = -150 (A\cos 20t + B\sin 10^6 t)$
- (C)  $V_{o}^{b}(t) = -1,500 B \sin 10^{6} t$ (D)  $V_{o}(t) = -150 B \sin 10^{6} t$
- **18.** For small increase in  $V_{\rm G}$  beyond 1 V, which of the following gives the correct description of the region of operation of each MOSFET? [2009]
  - (A) Both the MOSFETs are in saturation region.
  - (B) Both the MOSFETs are in triode region.
  - (C) n-MOSFET is in triode and p-MOSFET is in saturation region.
  - (D) n-MOSFET is in saturation and p-MOSFET is in triode region.
- **19.** Estimate the output voltage  $V_0$  for  $V_G = 1.5$  V. [Hint: use the appropriate current voltage equation for each MOSFET, based on the answer to Q.57] [2009]

(A) 
$$4 - \frac{1}{\sqrt{2}}V$$
 (B)  $4 + \frac{1}{\sqrt{2}}V$   
(C)  $4 - \frac{\sqrt{3}}{2}V$  (D)  $4 + \frac{\sqrt{3}}{2}V$ 

20. The amplifier circuit shown in the following figure

uses a silicon transistor. The capacitors  $C_{\rm C}$  and  $C_{\rm F}$  can be assumed to be short at signal frequency and the effect of output resistance  $r_0$  can be ignored. If  $C_{\rm E}$  is disconnected from the circuit, which one of the following statements is true? [2010]




- (A) The input resistance  $R_i$  increases and the magnitude of voltage gain  $A_{\rm V}$  decreases.
- (B) The input resistance  $R_i$  decreases and the magnitude of voltage gain  $A_{\rm v}$  decreases.
- (C) Both input resistance  $R_i$  and the magnitude of voltage gain  $A_{\rm V}$  decreases.
- (D) Both input resistance  $R_i$  and the magnitude of voltage gain  $A_{\rm V}$  increases.


#### Direction for questions 21 and 22:

Consider the common emitter amplifier shown in the following figure with the following circuit parameters:


 $\beta = 100, g_{\rm m} = 0.3861 \text{ A/V}, r_0 = \infty, r_{\rm p} = 259 \Omega, R_{\rm s} = 1 \text{ k}\Omega, R_{\rm B} = 93 \text{ k}\Omega, R_{\rm C} = 250 \Omega, R_{\rm L} = 1 \text{ k}\Omega, C_1 = \infty, \text{ and}$  $C_2 = 4.7 \text{ mF.}$ 




- **21.** The resistance seen by the source  $V_{c}$  is [2010] (A) 258 Ω (B) 1,258 Ω (C) 93 kΩ (D) ∞
- **22.** The lower cut-off frequency due to  $C_2$  is [2010] (A) 33.9 Hz (B) 27.1 Hz (C) 13.6 Hz (D) 16.9 Hz
- **23.** In the following circuit, capacitors  $C_1$  and  $C_2$  are very large and are shorts at the input frequency.  $V_1$  is a small signal input. The gain magnitude  $|V_0/V_i|$  at 10 Mrad/s is [2011]




24. In the following circuit, for the MOS transistors,  $\mu_{\rm n}C_{\rm ox} = 100 \ \mu {\rm A/V^2}$  and the threshold voltage  $V_{\rm T} = 1$ V. The voltage  $V_x$  at the source of the upper transistor is [2011]




**25.** The current  $i_{\rm b}$  through the base of a silicon npn transistor is  $1 + 0.1\cos(10,000\pi t)$  mA. At 300 K, the  $r\pi$  in the small model of the transistor is [2012]



- (A) 250 Ω (B) 27.5 Ω (C) 25 Ω (D) 22.5 Ω
- **26.** The voltage gain A of the following circuit is [2012]




27. In the CMOS circuit shown, electron and hole mobilities are equal, and  $M_1$  and  $M_2$  are equally sized. The device  $M_1$  is in the linear region if [2012]




- (A)  $V_{\rm in} < 1.875 \,\rm V$
- (B)  $1.875 \text{ V} < V_{\text{in}} < 3.125 \text{ V}$ (C)  $V_{\text{in}} > 3.125 \text{ V}$ (D)  $0 < V_{\text{in}} < 5 \text{ V}$

**28.** For the amplifier shown in the figure, the BJT parameters are  $V_{\rm BE} = 0.7$  V,  $\beta = 200$ , and thermal voltage  $V_{\rm T} = 25$  mV. The voltage gain  $(v_{\rm o}/v_{\rm i})$  of the amplifier is [2014]




**29.** A cascade connection of two voltage amplifiers A1 and A2 is shown in the figure. The open-loop gain  $A_{v0}$ , input resistance  $R_{in}$ , and output resistance  $R_0$  for A1 and A2 are as follows:

A1: 
$$A_{v0} = 10$$
,  $R_{in} = 10 \text{ k}\Omega$ ,  $R_o = 1 \text{ k}\Omega$   
A2:  $A_{v0} = 5$ ,  $R_{in} = 5 \text{ k}\Omega$ ,  $R_o = 200 \Omega$   
The approximate overall voltage gain  $v_{out}/v_{in}$  is  
[2014]




**30.** For the n-channel MOS transistor shown in the figure, the threshold voltage  $V_{\rm Th}$  is 0.8 V. Neglect channel length modulation effects. When the drain voltage  $V_{\rm D} = 1.6$  V, the drain current  $I_{\rm D}$  was found to be 0.5 mA. If  $V_{\rm D}$  is adjusted to be 2 V by changing the values of *R* and  $V_{\rm DD}$ , the new value of  $I_{\rm D}$  (in mA) is [2014]



(A) 0.625 (B) 0.75 (C) 1.125 (D) 1.5


31. For the MOSFETs shown in the figure, the threshold

voltage 
$$|V_t| = 2$$
 V and  $K = \frac{1}{2}\mu C_{ox}\left(\frac{W}{L}\right) = 0.1 \text{ mA/V}^2$   
The value of  $I_D$  (in mA) is \_\_\_\_\_. [2014]



**32.** For the MOSFET  $M_1$  shown in the figure, assume W/L = 2,  $V_{DD} = 2.0$  V,  $\mu_n C_{ox} = 100 \ \mu A/V^2$ , and  $V_{TH} = 0.5$  V. The transistor  $M_1$  switches from saturation region to linear region when  $V_{in}$  (in Volts) is \_\_\_\_\_.






**33.** Consider the common-collector amplifier in the figure (bias circuitry ensures that the transistor operates in forward active region, but has been omitted for simplicity). Let  $I_{\rm C}$  be the collector current,  $V_{\rm BE}$  be the base-emitter voltage, and  $V_{\rm T}$  be the thermal voltage. Further,  $g_{\rm m}$  and  $r_{\rm o}$  are the small-signal transconductance and output resistance of the transistor, respectively. Which one of the following conditions ensures a nearly constant small signal voltage gain for a wide range of values of  $R_{\rm E}$ ? [2014]

(A) 
$$g_{\rm m} R_{\rm E} \ll 1$$
 (B)  $I_{\rm C} R_{\rm E} \gg V_{\rm T}$   
(C)  $g_{\rm m} r_{\rm o} \gg 1$  (D)  $V_{\rm BE} \gg V_{\rm T}$ 


- 34. A MOSFET in saturation has a drain current of 1 mA for  $V_{\rm DS} = 0.5$  V. If the channel length modulation coefficient is 0.05 V<sup>-1</sup>, the output resistance (in k $\Omega$ ) of the MOSFET is \_\_\_\_\_. [2015]
- 35. Which one of the following statements is correct about an ac coupled common emitter amplifier operating in the mid band region? [2016]
  - (A) The device parasitic capacitances behave like open circuits, whereas coupling and bypass capacitances behave like short circuits.
  - (B) The device parasitic capacitances, coupling capacitances and bypass capacitances behave like open circuits.

- (C) The device parasitic capacitances, coupling capacitances and bypass capacitances behave like short circuits.
- (D) The device parasitic capacitances behave like short circuits, whereas coupling and bypass capacitances behave like open circuits.
- **36.** In the circuit shown in the figure, the channel length modulation of all transistors is non zero ( $l \neq 0$ ). Also, all transistors operate in saturation and have negligible body effect. The ac small signal voltage gain ( $V_0/V_{in}$ ) of the circuit is: [2016]



(C) 
$$-g_{m1}\left(r_{01} \| \left(\frac{1}{gm_2} \| r_{02}\right) \| r_{03}\right)$$
  
(D)  $-g_{m1}\left(r_{01} \| \left(\frac{1}{gm_3} \| r_{03}\right) \| r_{02}\right)$ 

**37.** In the circuit shown in the figure, transistor M1 is in saturation and has transconductance  $g_m = 0.01$  siemens. Ignoring internal parastitic capacitances and assuming the channel length modulation 1 to be zero, the small input pole frequency (in kHz) is \_\_\_\_\_\_



(A) $-g_{m1}(r_{01}  r_{02}  r_{03})$				
(B) $-g_{m1}\left($	$r_{01} \  \frac{1}{g_{m3}} \  r_{03} $			

Answer	KEYS

Exerc	CISES								
Practic	e Problen	ns I							
1. B	<b>2.</b> D	<b>3.</b> C	<b>4.</b> B	<b>5.</b> A	<b>6.</b> C	<b>7.</b> D	<b>8.</b> B	<b>9.</b> C	10. A
11. D	12. D	13. A	14. B	15. D	16. D	17. C	18. C	19. D	<b>20.</b> B
<b>21.</b> A	<b>22.</b> D	<b>23.</b> D	<b>24.</b> C	<b>25.</b> C	<b>26.</b> C	27. A	<b>28.</b> C	<b>29.</b> A	<b>30.</b> C
Practi	ce Proble	ems 2							
1. D	<b>2.</b> A	<b>3.</b> B	<b>4.</b> C	<b>5.</b> A	<b>6.</b> A	<b>7.</b> B	8. D	<b>9.</b> A	10. B
11. D	12. C	<b>13.</b> B	14. D	15. B	16. B	17. D	<b>18.</b> A	<b>19.</b> A	<b>20.</b> C
<b>21.</b> B	<b>22.</b> C								
Previo	us Years'	Questio	ns						
1. D	<b>2.</b> B	<b>3.</b> C	<b>4.</b> D	<b>5.</b> C	<b>6.</b> B	<b>7.</b> A	8. D	<b>9.</b> B	10. B
11. A	12. C	<b>13.</b> B	14. A	15. D	16. D	17. B	18. D	19. D	<b>20.</b> A
<b>21.</b> B	<b>22.</b> B	<b>23.</b> A	<b>24.</b> C	<b>25.</b> C	<b>26.</b> D	27. A	<b>28.</b> –240	) to -230	
<b>29.</b> 34 to 35.3 <b>30.</b> C		<b>31.</b> 0.88 to 0.92		<b>32.</b> 1.5	<b>33.</b> B	<b>33.</b> B <b>34.</b> 19 to 21			
35. A		<b>36.</b> C	<b>37.</b> 57.88	8 kHZ					