

DIGITAL ELECTRONICS

Boolean Logical Ideas:- These are classified into three types:

- 1) Producing the constants (0,1) (Null, Identity)
- 2) Unary operations (Compliment, Transfer)
- 3) Binary operations (AND, OR, NAND, NOR, EX-OR, EX-NOR, Inhibition, Implication)

NOTE:- For n -input variables, we get 2^n combinations, 2^{2^n} possible functions

x	y	f_0	f_1	f_2	f_3	f_4	f_5	f_6	f_7	f_8	f_9	f_{10}	f_{11}	f_{12}	f_{13}	f_{14}	f_{15}
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

f_0 : Null
 f_1 : AND
 f_2 : Inhibition
 f_3 : Transfer (Buffer)
 f_4 : Buffer
 f_5 : EX-OR
 f_6 : EX-NOR
 f_7 : OR
 f_8 : NOR
 f_9 : NOT
 f_{10} : $\bar{x}$
 f_{11} : $\bar{y}$
 f_{12} : $\bar{x} \cdot y$
 f_{13} : $x \cdot \bar{y}$
 f_{14} : NAND
 f_{15} : Identity

$f_0 = 0$ Null

$f_1 = x \cdot y$ AND
 $x \wedge y$

$f_2 = x \cdot \bar{y}$ Inhibition
 x/y [x but not y]

$f_3 = x$ Transfer (Buffer)

Implication

$$f_4 = \bar{x} \cdot y \quad \text{Inhibition}$$


y/x (y but not x)

$$f_5 = y \quad \text{Transfer}$$

$$f_6 = x \oplus y \quad \text{Ex-OR}$$

$$= \bar{x}y + x\bar{y}$$

NOTE:- The staircase logic gate is Ex-OR gate.



$$f = S_1 \oplus S_2$$

S_2	S_1	F Bulb
0	0	0
0	1	1
1	0	1
1	1	0

$$f_7 = x + y \quad \text{OR}$$

$$x \cup y$$

$$f_8 = \overline{x + y} \quad \text{NOR}$$

$$x \downarrow y$$

$$f_9 = x \odot y \quad \text{Ex-NOR}$$

$$= x'y' + xy$$

NOTE:- Ex-NOR is also known as coincidence logic gate or Equivalence logic gate.

$$f_{10} = \bar{y}$$

$$f_{11} = x + \bar{y} \quad \text{Implication}$$

$$x \subset y \text{ [if } y \text{ then } x]$$

$$f_{12} = \bar{x} \quad \text{NOT (Complimentary)}$$

$$f_{13} = \bar{x} + y \quad \text{Implication}$$






$x \supset y$ [if x then y]

$$f_{14} = \overline{x \cdot y} \quad \text{NAND}$$



$$x \uparrow y$$

$$f_{15} = 1 \quad \text{Identity}$$

Symbols for the Logic Gate



NAND, NOR - Universal Logic Gates



	NAND (4)	NOR
NOT	1	1
AND	2	3
OR	3	2
Ex-OR	4	5
Ex-NOR	5	4

Duality

Step 1:- Interchange the operators.

Step 2:- Interchange the identity

Interchange

1) $(\cdot, +)$

2) $(0, 1)$

AND

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot \bar{x} = 0$$

$$x \cdot x = x$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x + x' = 1$$

$$x \cdot x' = 0$$

OR

$$x + 0 = x$$

$$x + 1 = 1$$

$$x + \bar{x} = 1$$

$$x + x = x$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$


$$x + x' = 1$$

$$x \cdot x' = 0$$

$$f = A' \cdot B + C$$


$$f^D = ?$$

$$f^D = (A' + B) \cdot C$$



AND-OR

$$f = A' \cdot B + C$$



OR-AND


$$f^D = (A' + B) \cdot C$$

* AND-OR dual form is OR-AND.


Degenerative Forms

When a two level logic gate system output is expressed with a single logic gate then the two level logic gate system is known as degenerated form for the single logic gate.

Ex: AND-AND is the degenerated form for the AND gate.




AND-AND




AND

Non-Degenerative forms



AND-OR



AND - OR

OR - AND

NAND - NAND

NOR - NOR







NOR - OR

NAND - ~~NOR~~ AND

OR - NAND

AND - NOR

Alternative Logic Gates



(+ve) and (-ve) Logic

(+ve) logic

(-ve) logic

High $\rightarrow 1$

High $\rightarrow 0$

Low $\rightarrow 0$

Low $\rightarrow 1$

(+ve) logic

-2V $\rightarrow 1$

-7V $\rightarrow 0$

(+ve) AND Logic

A	B	f
0	0	0
0	1	0
1	0	0
1	1	1

(-ve) AND Logic = (+ve) OR Logic

A	B	f
1	1	1
1	0	1
0	1	1
0	0	0

NOTE:- (-ve) AND Logic equal to (+ve) OR Logic, vice versa.
 (-ve) NAND Logic equal to (+ve) NOR Logic, vice versa.

Ex-OR, Ex-NOR Shortcuts

$$\begin{array}{l|l} x \oplus x = 0 \\ x \oplus \bar{x} = 1 \\ x \oplus 1 = \bar{x} \\ x \oplus 0 = x \end{array} \uparrow$$

$$\begin{array}{l|l} x \odot x = 1 \\ x \odot \bar{x} = 0 \\ x \odot 1 = x \\ x \odot 0 = \bar{x} \end{array} \begin{array}{l} \uparrow \downarrow \\ \uparrow \downarrow \end{array}$$

$$\overline{x \oplus y} = x \odot y \quad [\text{for even}]$$

$$x \oplus y \oplus z = \overline{x \odot y \odot z} \quad [\text{for odd}]$$

$$\overline{x \oplus y \oplus z} = x \odot y \odot z$$

$$\begin{aligned} \overline{x \oplus y} &= (\bar{x})y + x(\bar{y}) \\ &= xy + x'y' \\ &= x \odot y \end{aligned}$$

$$\left. \begin{array}{l} \overline{x \oplus y} \\ \overline{x \odot y} \\ x \oplus y \end{array} \right\} = x \odot y$$

Complementing the Boolean Expression

Step 1: Dual form

Step 2: Complementing Individual variable


$$f = \bar{A}B + C$$

$$f' = 0$$

1. $(\bar{A} + B) \cdot C$


$$2. (A + \bar{B}) \cdot \bar{C} = f'$$

Inhibiting the Logic gate




	Disable	Enable
NAND	L	H
NOR	H	L
AND	L	H
OR	H	L





Venn Diagrams



$$x + x \cdot y = x$$



$$x + x' \cdot y = x + y$$



$$f = xy\bar{z} + x\bar{y}z$$

Logic Minimization Techniques

1) Boolean Algebra

NOT

$$\begin{aligned} \text{If } x &= 0 \\ \bar{x} &= 1 \\ (x') &= x \end{aligned}$$

AND


$$\begin{aligned} x \cdot x &= x \\ x \cdot 0 &= 0 \\ x \cdot \bar{x} &= 0 \\ x \cdot 1 &= x \end{aligned}$$

OR

$$\begin{aligned} x + x &= x \\ x + 0 &= x \\ x + \bar{x} &= 1 \\ x + 1 &= 1 \end{aligned}$$

Commutative Law

$$\begin{aligned} x \cdot y &= y \cdot x \\ x + y &= y + x \end{aligned}$$



Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$
$$x + (y + z) = (x + y) + z$$

Distributive Law

$$x \cdot (y + z) = (x \cdot y) + (x \cdot z)$$
$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

DeMorgan's Laws

$$\overline{x \cdot y} = \overline{x} + \overline{y}$$
$$\overline{x + y} = \overline{x} \cdot \overline{y}$$

Consensus Theorem

If variable is associated with some variable and its complement is associated with some other variable and the next term is formed by the left over variable then the term becomes redundant.

NOTE :- Consensus theorem can be extended to any number of variables.

$$A \cdot B + \overline{A} \cdot C + \underbrace{B \cdot C}_{\downarrow \text{Redundant}} = A \cdot B + \overline{A} \cdot C$$

$$(A+B) \cdot (\overline{A}+C) \cdot (B+C) = (A+B) \cdot (\overline{A}+C)$$

$$A \cdot B + \overline{A} \cdot C + \underbrace{BCDE}_{\downarrow \text{Redundant}} = A \cdot B + \overline{A} \cdot C$$

Transposition Theorem

Associations and operators can be interchanged.

$$A \cdot B + \overline{A} \cdot C = (A+C) \cdot (\overline{A}+B)$$

$$(A+B) \cdot (\overline{A}+C) = (A \cdot C) + (\overline{A} \cdot B)$$

Absorption Law

$$x + xy = x$$

$$x(x+y) = x$$

ORing a variable with ANDing of that variable by another variable results in the same variable.

$$x(x+y) = x$$

Redundant Literal Rule

$$x + x'y = x + y$$

$$x(x+y) = x \cdot y$$


ORing a variable with ANDing of its complement with another variable results in the ORing of those two variables.

SOP and POS Forms

SOP

x	y	min term	f
0	0	$\bar{x} \cdot \bar{y}$	0
0	1	$\bar{x} \cdot y$	1
1	0	$x \cdot \bar{y}$	0
1	1	$x \cdot y$	1

$$f = x \cdot y + \bar{x} \cdot y$$




Half Adder

x	y	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{sum} = \bar{x} \cdot y + x \cdot \bar{y}$$

$$= x \oplus y$$


$$\text{carry} = x \cdot y$$



POS

x	y	Maxterm	f
0	0	$x+y$	0
0	1	$x+\bar{y}$	1
1	0	$\bar{x}+y$	0
1	1	$\bar{x}+\bar{y}$	1

$$f = (x+y) \cdot (\bar{x}+\bar{y})$$



$$\Sigma m \Rightarrow \text{SOP}$$

$$\pi M \Rightarrow \text{POS}$$

$$\Sigma m(0,2) = \bar{x} \cdot \bar{y} + x \cdot \bar{y}$$

$$\begin{array}{cc} \downarrow & \downarrow \\ 00 & 10 \\ \bar{x} \cdot \bar{y} & x \cdot \bar{y} \end{array}$$

$$\pi M(0,2) = (x+y) \cdot (\bar{x}+\bar{y})$$

$$\begin{array}{cc} \downarrow & \downarrow \\ 00 & 10 \\ x+y & \bar{x}+\bar{y} \end{array}$$

$$\Sigma m(0,2) = \pi M(1,3)$$

	x	y	f
1.	0	0	1
2.	0	1	0
3.	1	0	1
4.	1	1	0

$$f = \Sigma m(0,2)$$


$$f = \pi M(1,3)$$

$$\pi M(1,5) = \Sigma m(0,2,3,4,6,7)$$

$$f_1 = \sum m(0, 1, 2, 4, 6)$$

$$f_2 = \sum m(2, 3, 5, 6, 7)$$

$$f_3 = \sum m(1, 2, 4, 7)$$



$$f = f_1 \cdot f_2 + f_3$$

$$= \sum m(2, 6) + \sum m(1, 2, 4, 7)$$

$$= \sum m(1, 2, 4)$$

$$A = \sum m(0, 1, 2, 4, 6, 7)$$

$$B = \sum m(2, 3, 4, 5, 6)$$



$$A \oplus B = A'B + AB'$$

$$A'B = \sum m(3, 5)$$

(B but not A)






$$AB' = \sum m(0, 1, 7)$$

$$A'B + AB'$$

$$A \oplus B = \sum m(0, 1, 3, 5, 7)$$

K-Map

It is a group of adjacent cells. Each cell is represented by a minterm (group of literals).



	$\bar{B}$	B
$\bar{A}$	$\bar{A}\bar{B}$	$\bar{A}B$
A	$A\bar{B}$	AB

① -

	$\bar{B}$	B
$\bar{A}$	$\bar{A}\bar{B}$ 00 0	$\bar{A}B$ 01 1
A	$A\bar{B}$ 10 2	AB 11 3

② -

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	$\bar{A}\bar{B}\bar{C}$ 000 0	$\bar{A}\bar{B}C$ 001 1	$\bar{A}B\bar{C}$ 011 3	$\bar{A}BC$ 010 2
A	$A\bar{B}\bar{C}$ 100 4	$A\bar{B}C$ 101 5	$AB\bar{C}$ 111 7	ABC 110 6

$f(ABC)$
 $\downarrow \quad \downarrow$
 MSB LSB

③ -

$f(ABC)$
 $\downarrow \quad \downarrow$
 MSB LSB

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}$	$\bar{A}\bar{B}\bar{C}$ 000 0	$\bar{A}B\bar{C}$ 010 2	$AB\bar{C}$ 110 6	$A\bar{B}\bar{C}$ 100 4
C	$\bar{A}B\bar{C}$ 001 1	$\bar{A}BC$ 011 3	ABC 111 7	$A\bar{B}C$ 101 5

④ -

$f(CAB)$
 $\downarrow \quad \downarrow$
 MSB LSB

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}$	0	1	3	2
C	4	5	7	6

⑤ -

$$f = \sum m(0, 1, 2, 6)$$

$\downarrow \quad \downarrow \quad \downarrow \quad \searrow$
 000 001 010 110

$$f = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + AB\bar{C}$$

⑥ -

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1	1		1
A				1

$$f = \bar{A}\bar{B} + B\bar{C}$$

5.2-

	$\overline{A}\overline{B}$	$\overline{A}B$	$A\overline{B}$	AB
$\overline{C}$	1	1	1	0
C	1	1	1	1

$$f = \overline{A}\overline{B} + \overline{B}C$$

5.3-

	$\overline{A}\overline{B}$	$\overline{A}B$	$A\overline{B}$	AB
$\overline{C}$	1	1	0	0
C	0	0	1	1

$$f = \overline{A}\overline{C} + \overline{A}B$$

6

$$f = \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C + ABC$$

6.1

	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$B\overline{C}$
$\overline{A}$	0	1	1	0
A	0	1	1	0

$$f = C$$

7

	$\overline{C}\overline{D}$	$\overline{C}D$	CD	$C\overline{D}$
$\overline{A}\overline{B}$	1	0	0	0
$\overline{A}B$	1	1	1	0
$A\overline{B}$	0	1	1	0
AB	0	0	0	1

$$\overline{A}\overline{C}\overline{D} + \overline{B}\overline{D} + BD$$

8

pair 1
Quad 2
Octet 3

9

$K=1$
all cells '1' No need CKT

Redundant Group

It is that part of the circuit with or without it there is no effect on the circuit result.

Ex: -

$f = \sum m(1, 3, 5, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	3	2
A	4	5	7	6

$$f = \bar{A}C + AB + \textcircled{BC}$$

E.P.I E.P.I ~~R.P.I~~ R.P.I

Redundant

Ex: -

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$\textcircled{BD}$

R.P.I Redundant

Implicant

It is the min term corresponding to that cell which is having '1' in the K-map.


Prime Implicant: All possibility groupings in the K-map are known as prime implicants.

Essential Prime Implicant: It is the prime implicant which is having atleast a single one which is only one time group known as essential prime implicant.

Redundant Prime Implicant: It is the prime implicant with or without it, there is no effect on the circuit result.



Selective Prime Implicant: This is a prime implicant which is under the process of selection.

NOTE: If the grouping was done by zeros then we get false implicant, false prime implicant, false E.P.I etc.



$\bar{A}\bar{B} (0, 1)$ E.P.I ✓
 $\bar{B}\bar{C} (2, 6)$ E.P.I P.I } S.P.I
 $\bar{A}\bar{C} (0, 2)$ E.P.I P.I }
 $AB (6, 7)$ E.P.I

Imp $\rightarrow 5$ P.I $\rightarrow 4$
 Non P.I $\rightarrow 0$ E.P.I $\rightarrow 2$



$\bar{A}\bar{B}\bar{C}$ BC AB
 E.P.I E.P.I
 P.I P.I

Imp $\rightarrow 4$
 Non-P.I $\rightarrow 1$
 P.I $\rightarrow 2$
 E.P.I $\rightarrow 2$

Don't Care Condition

The unoccured inputs corresponding output which is unspecified can be treated as don't care.

Q Design a circuit which gives the alarm at 5'o clock and 7'o clock.

A	B	C	D	
0	0	0	0	X
			1	0
			2	0
			3	0
			4	0
0	1	0	1	5 → 1
			6	0
0	1	1	1	7 → 1
			8	0
			9	0
			10	0
			11	0
			12	0
1	1	0	1	13 X
1	1	1	0	14 X
1	1	1	1	15 X

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	X ₀	0 ₁	0 ₃	0 ₂
$\bar{A}B$	0 ₄	1 ₅	1 ₇	0 ₆
AB	0 ₁₂	X ₁₃	X ₁₅	X ₁₄
$A\bar{B}$	0 ₈	0 ₉	0 ₁₁	0 ₁₀

$$f = BD$$

Ex: $f = \sum m(1, 2) + d(3, 5, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$		1 ₁	X ₃	1 ₂
A		X ₅	X ₇	

$$f = \bar{A}B + C$$

Variable Entered Mapping

Ex: 1) $f = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}BC\bar{D} + \bar{A}BCD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$		1	1	1
A	1		1	

$$f = \bar{A}C\bar{D} + \bar{A}BD + BCD + A\bar{B}C\bar{D}$$

2)

	$\bar{B}$	B
$\bar{A}$		1
A		1

$f = \bar{A}BC + ABC$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	1
A	1	1	1	1

$$f = BC$$

Step 1: Keep all the variables as zero and get the expression.

NOTE:- Check whether the given 1 is fully covered. If it is fully covered it becomes redundant.

Step 2: Select any variable and keep 1 in it, other variable should be kept as zero, given 1 should be replaced by don't care.

Step 3: Repeat the above process by selecting each variable.

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	A	$\bar{A}$	$\bar{A}$
x	B	0	X	C

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	0	1	0
x	0	0	X	0

($\bar{y}z$)

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	1	X	0
x	0	0	X	0

$A\bar{x}z$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	0	X	1
x	0	0	X	0

$\bar{A}\bar{x}y$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	0	X	0
x	1	0	X	0

$Bx\bar{y}\bar{z}$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	0	X	0
x	0	0	X	1

Cxy

$$f = \bar{y}z + A\bar{x}z + \bar{A}xy + Bx\bar{y}\bar{z} + Cxy$$

Redundant

Ex:

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	A	1	A
x	B	0	1	C

→ fully covered

$$f = A\bar{x}z + \bar{A}xy + Cxy + Bx\bar{y}\bar{z}$$

- (11)
- (1X)
- (AA)
- ($\bar{A}\bar{A}$)
- (Ax)
- ($\bar{A}x$)
- (A1)
- ($\bar{A}1$)

Ex:

	$\bar{B}$	B
$\bar{A}$		$\bar{A}\bar{B}$
A		C


$f = \bar{A}B + ABC$

Method 1:

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$\bar{B}\bar{C}$
$\bar{A}$			1	1
A			1	

$$f = \bar{A}B + BC$$


Method-2:



$$f = \bar{A}B + BC$$

Method-3: (Shortcut)


Make the pair & check whether 1 fully covered or not. If not then by keeping all variables zero make pair using 1s.




Pos forms in K-Maps

- Step 1: Interchange the operator
- Step 2: Complement the individual variable

Ex: $f = \pi M(2, 3, 4, 5)$
 $f = \Sigma m(0, 1, 6, 7)$



$$f = \bar{A}\bar{B} + AB$$



$$\begin{aligned} f &= (A+B) \cdot (\bar{A}+\bar{B}) \\ &= A\bar{A} + A\bar{B} + \bar{A}B + \bar{B}\bar{B} \\ &= \bar{A}\bar{B} + AB \end{aligned}$$

5 Variable K-Map

		A				$\bar{A} D \bar{E}$
	$\bar{D} \bar{E}$	$\bar{D} E$	$D \bar{E}$	$D E$		
$\bar{B} \bar{C}$	0	1	2	3	4	
$\bar{B} C$	5	6	7	8	9	
$B \bar{C}$	10	11	12	13	14	
$B C$	15	16	17	18	19	

		A				$\bar{A} D \bar{E}$
	$\bar{D} \bar{E}$	$\bar{D} E$	$D \bar{E}$	$D E$		
$\bar{B} \bar{C}$	0	1	2	3	4	
$\bar{B} C$	5	6	7	8	9	
$B \bar{C}$	10	11	12	13	14	
$B C$	15	16	17	18	19	

* Grouping possible only if there is one variable change
 $\bar{A} D \bar{E}$ and $A D \bar{E}$
 (two variable change)

Implementation of Boolean Expressions

Case 1: By NAND gates

All the terms should be product terms. To get this, do the double complementation at every + operator.

(जहाँ जहाँ '+' है, वहाँ वहाँ OR OR करो)


Case 2: By NOR gates

All the terms should be sum terms. To get this, do the double complementation at every * operator.

(जहाँ जहाँ '*' है, वहाँ वहाँ OR OR करो)


NAND

$$f = \bar{A} \cdot B + C \cdot D$$



$$f = \overline{\overline{A}B + C \cdot D}$$

$$= \overline{\overline{A} \cdot B \cdot \overline{C \cdot D}}$$




$$f = (\overline{A+B}) \cdot (\overline{C+D}) \text{ pos}$$

$$f = \overline{\overline{A+B}} \cdot \overline{\overline{C+D}}$$


$$= \overline{\overline{A} \cdot B} \cdot \overline{\overline{C} \cdot D}$$

$$f = \overline{A \cdot B} \cdot \overline{C \cdot D}$$




NOR

$$f = (\overline{A+B}) \cdot (\overline{C+D})$$



$$f = \overline{\overline{A+B}} \cdot \overline{\overline{C+D}}$$

$$f = \overline{\overline{A+B}} + \overline{\overline{C+D}}$$




$$f = \overline{A \cdot B} + \overline{C \cdot D}$$

$$f = \overline{\overline{A \cdot B}} + \overline{\overline{C \cdot D}}$$

$$f = \overline{\overline{A+B}} + \overline{\overline{C+D}}$$

$$f = \overline{A+B} + \overline{C+D}$$



* When NOT gate not given
use NAND gate for NOT
operation.

Mc-Clusky

Step 1: Consider the circuit in the form of SOP.

Step 2: Form different groups depending on no. of 1's in the K-map.

Step 3: Compare the successive groups until we get for one literal change.

Step 4: Repeat the above process until we get all different groups (states)

Ex $f = \sum m(0, 1, 3, 7, 8, 9, 11, 14, 15)$

Implicants

Group	Minterm	Variable ABCD
0	0	0 0 0 0
1	1 8	0 0 0 1 1 0 0 0
2	3 9	0 0 1 1 1 0 0 1
3	7 11 14	0 1 1 1 1 0 1 1 1 1 1 0
4	15	1 1 1 1

Pairs

Group	Minterm	Variable ABCD
0	0, 1 0, 8	0 0 0 - - 0 0 0
1	1, 3 1, 9 8, 9	0 0 - 1 - 0 0 1 1 0 0 -
2	3, 7 3, 11 9, 11	0 - 1 1 - 0 1 1 1 0 - 1
3	7, 15 11, 15 14, 15	- 1 1 1 1 - 1 1 1 1 1 -

↓
ABC

Quads

Group	Min term	Variable ABCD
0	0, 1, 8, 9 0, 8, 1, 9	- 0 0 - - 0 0 -
1	1, 3, 9, 11 1, 9, 3, 11	- 0 - 1 - 0 - 1
2	3, 7, 11, 15 3, 11, 7, 15	- - 1 1 - - 1 1

$\overline{B}\overline{C}$
 $\overline{B}D$
 CD

$$f = \bar{B}\bar{C} + \bar{B}D + CD + ABC$$

$\downarrow$
 Redundant

	0	1	3	7	8	9	11	14	15
E.P.I. $\bar{B}\bar{C}$	⊗	x			⊗	x			
R.P.I. $\bar{B}D$		x	x			x	x		
E.P.I. CD			x	⊗			x		x
E.P.I. ABC								⊗	x

	$\bar{B}\bar{C}$	$\bar{B}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	1	1	1		2
$\bar{A}B$			1		6
AB			1	1	16
$A\bar{B}$	1	1	1		10

→ ABC

$\bar{B}D$
 Redundant

SOP and SSOP

$$f = \bar{A}BC + \bar{A}\bar{B} + B\bar{C}$$

$$\begin{aligned}
 f &= \bar{A}BC + \bar{A}\bar{B}(C + \bar{C}) + (A + \bar{A})B\bar{C} \\
 &= \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}B\bar{C}
 \end{aligned}$$

$$f = \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC$$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	1	1	1	3
A			1	7

Ex: $f = \bar{A}BD + BC + D$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1	3
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

Pg-40 Problems

Section-1: Boolean Operations and Expressions

1) $f = A + B + C + D$

2) $f = ABCDE$

3) $f = \bar{A} + \bar{B} + \bar{C}$

4) (a) $0 + 0 + 1 = 1$

(b) $1 + 1 + 1 = 1$

(c) $1 \cdot 0 \cdot 0 = 0$

(d) $1 \cdot 1 \cdot 1 = 1$

(e) $1 \cdot 0 \cdot 1 = 0$

(f) $1 \cdot 1 + 0 \cdot 1 \cdot 1 = 1 + 0 = 1$

5) eg product term = 1, sum term = 0

(a) $AB = 1$

(b) $\bar{A}\bar{B}C = 1$

for $A=1, B=1$

for $A=1, B=0, C=1$

(c) $A+B=0$

(d) $\bar{A} + \bar{B} + \bar{C} = 0$

for $A=0, B=0$

for $A=1, B=0, C=1$

(e) $\bar{A} + \bar{B} + C = 0$

(f) $\bar{A} + B = 0$

for $A=1, B=1, C=0$

for $A=1, B=0$

g) $\bar{A}\bar{B}\bar{C} = 1$

for $A=1, B=0, C=0$

6) (a) $X = (A+B)C + B$

A	B	C	(A+B)	(A+B)C	$X = (A+B)C + B$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	1	1

(b) $X = (\overline{A+B})C$

A	B	C	$\overline{(A+B)}$	$X = (\overline{A+B})C$
0	0	0	1	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

(c) $X = A\overline{B}C + AB$

A	B	C	$A\overline{B}C$	AB	X
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	1	1
1	1	1	1	1	1

(d) $X = (A+B)(\overline{A+B})$

A	B	(A+B)	$\overline{(A+B)}$	X
0	0	0	1	0
0	1	1	0	0
1	0	1	0	0
1	1	1	0	0

$$(c) X = (A+BC)(\bar{B}+\bar{C})$$

A	B	C	A+BC	$\bar{B}+\bar{C}$	X
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	0	0

Section-2 Laws and Rules of Boolean Algebra

7) (a) $A\bar{B} + CD + A\bar{C}D + B = B + A\bar{B} + A\bar{C}D + CD$

Commutative Law

(b) $AB\bar{C}D + \bar{A}BC = D\bar{C}BA + \bar{C}BA$

Commutative Law

(c) $AB(CD + EF + GH) = ABCD + ABEF + ABGH$

Distributive Law

8) a) $\overline{AB+CD} + EF = \overline{AB} + \overline{CD} + EF$

By rule $\overline{\overline{A}} = A$

b) $A\bar{A}B + A\bar{B}\bar{C} + A\bar{B}\bar{B} = A\bar{B}\bar{C}$

$\because A\bar{A} = 0 \therefore 0 + \bar{B} + A\bar{B}\bar{C} = A\bar{B}\bar{C}$

c) $A(\bar{B}C + BC) + AC = A(\bar{B}C) + AC$

$\because A + A = A$

$\therefore A(\bar{B}C) + AC$

d) $AB(C + \bar{C}) + AC = AB + AC$

$\because C + \bar{C} = 1$

$\therefore \underline{AB + AC}$

e) $A\bar{B} + A\bar{B}C = A\bar{B}$

$\because A + AB = A$

$\therefore A\bar{B} + A\bar{B}C = A\bar{B}$

f) $ABC + \bar{A}B + \overline{ABCD} = ABC + \bar{A}B + D$

$\because A + \bar{A}B = A + B$ (1st & 3rd term)

Section-3 DeMorgan's Theorems

9)

$$(a) \overline{A+B} = \overline{A} \cdot \overline{B} = \overline{A} \cdot \overline{B}$$

$$(b) \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A+B}} = A+B$$

$$(c) \overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C} = \overline{ABC}$$

$$(d) \overline{ABC} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

$$(e) \overline{A(B+C)} = \overline{A} + \overline{(B+C)} = \overline{A} + (\overline{B} \cdot \overline{C})$$

$$(f) \overline{AB+CD} = \overline{A+B} + \overline{C+D}$$

$$(g) \overline{AB+CD} = (\overline{AB}) \cdot (\overline{CD}) = (\overline{A+B}) \cdot (\overline{C+D})$$

$$(h) \overline{(A+B)(C+D)} = \overline{(A+B)} + \overline{(C+D)} = (\overline{A} \cdot \overline{B}) + (\overline{C} \cdot \overline{D})$$

10) A

$$(a) \overline{AB(C+D)} = (\overline{AB}) + (\overline{C+D}) = (\overline{A+B}) + (\overline{C+D}) = (\overline{A} \cdot \overline{B}) + (\overline{C} \cdot \overline{D})$$

$$(b) \overline{AB(CD+EF)} = \overline{AB} + (\overline{CD+EF}) = \overline{AB} + \overline{CD} \cdot \overline{EF} = \overline{A+B} + (\overline{CD})(\overline{EF})$$

$$(c) \overline{(A+B+C+D) + ABCD} = (\overline{A+B+C+D}) + (\overline{ABCD})$$

$$(d) \overline{(\overline{A+B+C+D})(\overline{ABCD})} = (\overline{A+B+C+D}) + (\overline{ABCD}) = (\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}) + (\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}) =$$

$$(e) \overline{AB(CD+EF)(\overline{AB+CD})} = (\overline{AB}) + (\overline{CD+EF}) + (\overline{\overline{AB+CD}}) = \overline{AB} + (\overline{CD} \cdot \overline{EF}) + (AB \cdot CD) = \overline{AB} + \{CD \cdot (E+F)\} + (ABCD)$$

$$(d) \overline{(\overline{A+B+C+D})(\overline{ABCD})} = (\overline{ABCD})(\overline{A+B+C+D})$$


SEQUENTIAL CIRCUITS

- * Logic gates with feedback connections known as Sequential circuits.
- * In this, the present output not only depends on the present input, it also depends on past output.


Ex: Latches

* Latches are two types:-



1) NAND Gate Latch (Active Low)



2) NOR Gate Latch (Active High)



Operation of S-R Flip Flop (Active Low)



Case 1: $S=1, R=1$

If Initially, $Q=0$, then the feedback inputs will be $x=1$ and $y=0$, then the next state will be $Q^+=0$.

If initially $Q=1$, then the feedback inputs will be $x=0, y=1$ then the next state will be $Q^+=1$.

So, by the observation we can say that when $S=1, R=1$ we get $Q^+ = \text{No change (NC)}$.

Case 2: $S=1, R=0$

Initially if $Q=0$, then the feedback inputs will be $x=1, y=0$ then the next state will be $Q^+=0$.

Initially if $Q=1$, then the feedback inputs will be $x=0$ and $y=1$, then we get $Q = \bar{Q} = 1$ only which is an intermediate state, it is not the stable state. Feedback inputs should be operated until we get the stable state. By the observation, we can say that when $S=1, R=0$ we get $Q^+=0$, the reset state.

Case 3: $S=0, R=1$

In the same above manner, the procedure should be conducted for initially $Q=0$ and initially $Q=1$. By the observation, we get when $S=0, R=1$, $Q^+=1$ the set condition.

Case 4: $S=0, R=0$


In this case we get $Q^+ = \bar{Q}^+ = 1$ only which is an unused state also known as don't care condition.

NOTE: * The S-R latch can be controlled by using a switch known as Gated S-R latch.

The controlling can also be done by using clock generator known as clocked S-R flip flop.



Active Low

CLK	S	R	Q^+
	1	1	NC
	1	0	0 Reset
	0	1	1 Set
	0	0	x Don't Care



Active High

CLK	S	R	Q^+
	0	0	NC
	1	0	1 Set
	0	1	0 Reset
	1	1	x Don't Care



J-K Flip Flop


The modification of S-R flip flop with external feedback connections is known as J-K flip flop.

When $J=1$, $K=1$ and clock pulse is applied, by the observations we can say that $Q^+ = \bar{Q}$, toggle condition.

NOTE: * Internal feedback should be operated until we get stable output.


* External feedbacks should be operated only one time for a single clock pulse.

CLK	J	K	Q^+
$\square$	0	0	NC
$\square$	1	0	1 Set
$\square$	0	1	0 Reset
$\square$	1	1	$\bar{Q}$ Toggle




$0 \rightarrow 0^+$
 $0 \rightarrow 1$
 $1 \rightarrow 0$

D-Flip Flop





CLK	D	Q^+
$\square$	0	1
$\square$	0	1




T-Flip Flop

T = High



$0/p \approx x/2Hz$



$I/p \rightarrow xHz$

CLK	T	Q^+
$\square$	0	Q NC
$\square$	1	$\bar{Q}$ Toggle

Characteristic Equations of Flip Flop

J-K flip flop

Q	J	K	Q^+	
0	0	0	0	NC
0	0	1	0	Reset
0	1	0	1	Set
0	1	1	1	$\bar{Q}$ Toggle
1	0	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	0	

	J'K'	J'K	JK	JK'
$\bar{Q}$	0	1	3	2
Q	4	5	7	6

$$Q^+ = JQ' + K'Q$$

S-R flip flop

Q	S	R	Q^+	
0	0	0	0	NC
0	0	1	0	Reset
0	1	0	1	Set
0	1	1	X	Don't Care
1	0	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	X	

	S'R'	S'R	SR	SR'
$\bar{Q}$	0	1	X	1
Q	4	5	X	6

$$Q^+ = S + R'Q$$

D flip flop

Q	D	Q^+
0	0	0
0	1	1
1	0	0
1	1	1

	D'	D
$\bar{Q}$		1
Q	1	

$$Q^+ = D$$

T flip flop

Q	T	Q^+
0	0	0
0	1	1
1	0	1
1	1	0

	T'	T
$\bar{Q}$		1
Q	1	

$$Q^+ = T'Q + TQ'$$

$$Q^+ = T \oplus Q$$

Excitation Tables

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	0
1	1	X	0

Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Q	Q^+	D
0	0	0
0	1	1
1	0	0
1	1	1

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

Designing of flip flops

Q	M	N	Q^+	J	K
0	0	0	1	1	X
0	0	1	0	0	X
0	1	0	X	X	X
0	1	1	1	1	X
1	0	0	0	X	1
1	0	1	0	X	1
1	1	0	0	X	1
1	1	1	X	X	X



Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

	$M'N'$	$M'N$	MN	MN'
$\bar{Q}$	1	0	1	X
Q	X	X	X	X

$J = M + N'$

	$M'N'$	$M'N$	MN	MN'
$\bar{Q}$	X	X	X	X
Q	1	1	X	1

$K = 1$



Q	J	K	Q ⁺	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

Q	Q ⁺	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

	A'B'	A'B	AB	AB'
$\bar{Q}$	0	1	1	1
Q	X			X

	A'B'	A'B	AB	AB'
$\bar{Q}$	X	X	1	1
Q		1	1	

$$S = \bar{Q}A$$


$$S = A\bar{Q}$$

$$J\bar{Q}$$

$$R = BQ$$

$$K\bar{Q}$$

A	B	Q ⁺
0	0	NC
0	1	Reset
1	0	Set
1	1	$\bar{Q}$ Toggle



Using SR flip-flop (truth table)

$(JK) \rightarrow SR$	$T \rightarrow JK$	$D \rightarrow SR$
T	SR	JK
D	D	T

Race around Problem


When $J=1, K=1$ and clock pulse is applied, we get toggle. But if the output occurrence time input clock pulse in the ON state then there is a repetition of toggle for a single clock pulse at the input known as Race around Problem.

Methods to avoid Race around problem



- 1) Reducing the pulse width
- 2) By using the edge triggering.
- 3) By using Master-Slave J-K flip flop.

NOTE:- Edge triggering is of two types:


- 1) Positive edge triggering (Leading edge triggering, Rising edge triggering)
- 2) Negative edge triggering (Trailing edge triggering, Falling edge triggering)




Edge Triggering



Given



Pulse Triggering




Binary Shift Register

Flip flops connected in the cascaded manner.

A → 1010

- 1) Keep I/P.
- 2) Apply $\neg L$
- 3) Check O/P



Types of Shift Register

SISO (Serial Input Serial Output) $\Rightarrow n$ and $(n-1)$

SIPO (Serial Input Parallel Output) $\Rightarrow n$ and 0

PISO (Parallel Input Serial Output) $\Rightarrow 1$ and $(n-1)$

PIPO (Parallel Input Parallel Output) $\Rightarrow 1$ and 0

Application of Shift Register

1) Used for Temporary data storage.

$$\begin{aligned} \text{Time Delay}(\Delta t) &= N \cdot T_c \\ &= N \cdot \frac{1}{f_c} \end{aligned}$$

$T_c \rightarrow$ clock period ; $N \rightarrow$ No. of bit

2) These are used for data conversion.

SIPO converts Serial form of data into parallel form.

PISO converts parallel form of data into Serial form.

3) It performs Arithmetic operations.


Left Shift Register is the multiplication by 2 circuit.

Right Shift Register is the division by 2 circuit (error is 0.5 for odd numbers).

* Shift Registers are used to design Ring Counter.

Q After 3 pulses $Op = ?$

CLK	1	0	1	1
1	1	→	→	→
2	0	→	→	→
3	0	→	→	→



Countess

It counts the number of clock pulses applied to it.

counters are of two types:

- 1) Synchronous counters (Parallel counters)

- 2) Asynchronous Counters (Ripple Counters)


NOTE:- Ring counters are special category of synchronous counters.

Ring counters are of two types: --

- 1) Johnson's Ring Counter (as) Twisted Ring Counter:


Johnson's Ring Counter (2)

Feedback is given with the complementary output of last flip flop.




CRK	a_A	a_B	a_C	a_D	
0	1	0	0	0	→ 8
1	1	1	0	0	→ 12
2	1	1	1	0	→ 14
3	1	1	1	1	→ 15
4	0	1	1	1	→ 7 mod 8
5	0	0	1	1	→ 3
6	0	0	0	1	→ 1
7	0	0	0	0	→ 0
8	1	0	0	0	X

$n \rightarrow 2n$ possible states
clk pulses



Q What are the used state and unused states of the Johnson's Ring Counter? What will be the next state for the unused states? Check whether it is a self corrected counter or not?

Solⁿ:- used states :-



un used states :-



2, 4, 5, 6, 9, 10, 11, 13

<u>unused</u>	<u>next state</u>
2	9
4	10
5	2
6	11
9	4
10	13
11	5
13	6

NOTE:- By observing the next state of unused states, we can say that it is not a self corrected counter, it is a lock out condition.

2) Ordinary Ring Counter


Feedback is given from the un-complementary output of last flip flop.




CLK	Q_A	Q_B	Q_C	Q_D
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

$n \rightarrow n$ possible states
 $\rightarrow$ CLK pulses

Self Started Ring Counter



CLK	Q_A	Q_B	Q_C	Q_D
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1




Johnson's Counter also known as

- 1) Creeping Counter
- 2) Walking Counter
- 3) Mobius Counter
- 4) Switch Tail Counter

Unused States } Johnson's Counter $\Rightarrow 2^n - 2n$
 Ordinary Counter $\Rightarrow 2^n - n$


Asynchronous Inputs




Pre	clr	Q ⁺
0	0	f.f
0	1	0
1	0	1
1	1	x don't care

Pre	clr	Q ⁺
1	1	f.f
1	0	0
0	1	1
0	0	x don't care

(-ve) Triggering







Asynchronous Counters (Ripple)



Flip flops are not triggered simultaneously.

NOTE: In the case of asynchronous counters, the triggering should be continued upto its possible extent. If the triggering was stopped at any flip flop then the remaining flip flop states should be written as it is.





-ve trigg
up up
down down
+ve trigg
up down
down up





clk	Q_A	Q_B
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0

mod 4

(-ve) trigg & up connected so
Up Counter

Up
0 000
1
2
3
4
5
6
7 111

down
7 011
6
5
4
3
2 000
1




Designing of Asynchronous Mod Counter

Mod 13 (using right trigger) $1101 \Rightarrow \text{Mod } 13$

00000
00011
00100
3
4
5
6
7
8
9
10
11
12
13
14
15



right trigger -
right code
left trigger -
reverse code



$1101 \Rightarrow \text{Mod } 13$


$\downarrow$ (reverse)

$1011 \Rightarrow \text{Mod } 11$ using left trigger




A	B	C	D	AB	CD
0	0	0	0	00	00
0	0	0	1	00	01
0	0	1	0	00	10
0	0	1	1	00	11
0	1	0	0	01	00
0	1	0	1	01	01
0	1	1	0	01	10
0	1	1	1	01	11
1	0	0	0	10	00
1	0	0	1	10	01

1101 $\Rightarrow$ Mod 13 using left trigger
 $\hookrightarrow$ 1011



Shortcut

NAND	Q	$\overline{clr}$
NOR	$\overline{Q}$	clr
AND	Q	clr
OR	$\overline{Q}$	$\overline{clr}$



Procedure to find Mod Value for Asynchronous Counter

Case 1: For Up Counter:-

Step 1:- Keep 1's at those flip flops which are having the connections to the logic gate. (Other flip flop should be kept zero).

Step 2:- Check whether right triggered or left triggered.


NOTE:- Right triggering $\rightarrow$ Right Code (17)
Left Triggering $\rightarrow$ Reverse Code (for Mod Value) (7)

Case 2:- For Down Counter

Step 1:- Keep the 1's at those position from which logic gate is having connection (Other position should be kept as zero).


Step 2:- Check whether it is right triggered or left triggered.

NOTE:- Right triggered - right code value
Left triggered - left code value should be subtracted from the maximum state for the mod value (otherwise 1's complement).



(101) $\rightarrow$ 5
1's complement $\text{Mod } 5$
010 $7 - 5 = 2$
Mod 2 $\text{Mod } 2$

Asynchronous Up/Down Counter



Control

1 → Up Counter

0 → Down Counter

Synchronous Counters

- A B C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1


1 1 1 0

1 1 1 1

0 0 0 0


$n \rightarrow 2^n$ possible states
clk pulses

Synchronous Series Carry Up Counter



Synchronous Series Down Counter

A	B	C	D
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	1
1	0	0	0
0	1	1	1
0	1	1	0
0	1	0	1
0	1	0	0
0	0	1	1
0	0	1	0
0	0	0	1
0	0	0	0



Time Delay

First two flip flops never require logic gate.


$$\text{Synch (series carry)} \Rightarrow t_p + (N-2)t_g$$

t_g → time delay of logic gate

Synchronous Counter Design (Sequence Generator)

State Diagram 4
Next Table 7
Excitation 1
K-Map 5
Boolean Exp. 2
Design 3
6

State Diagram



Present state			next state										
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	J_0	K_0	J_1	K_1	J_2	K_2		
1	0	0	1	1	1	1	X	1	X				
1	1	1	0	0	1	X	0	X	1				
0	0	1	1	0	1	X	0	0	X				
1	0	1	0	1	0	X	1	1	X				
0	1	0	0	0	0	0	X	X	1				
0	0	0	0	1	1	1	X	1	X				
0	1	1	1	1	0	X	1	X	0				
1	1	0	1	0	0	0	X	X	1				


	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	1	X	X	3
Q_2	1	X	X	6

$$J_0 = \bar{Q}_1$$

	$\bar{Q}_1\bar{Q}_0$	$\bar{Q}_1Q_0$	$Q_1\bar{Q}_0$	Q_1Q_0
$\bar{Q}_2$	X	1	3	3
Q_2	X	1	X	6

$$K_0 = \bar{Q}_2\bar{Q}_1 + Q_2\bar{Q}_1$$

$$K_0 = Q_1 \oplus Q_2$$



	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
Q_2	1	1	X	X
Q_1	1	1	X	X
Q_0	1	1	X	X

$$J_1 = \bar{Q}_0 + Q_2$$

Pg 56

Q.13.

	present state		next state		T_1	T_2
	Q_2	Q_1	Q_2^+	Q_1^+		
0	0	0	1	0	0	1
2	1	0	1	1	1	0
3	1	1	0	1	0	1
1	0	1	0	0	1	0

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

$\bar{Q}_2$	Q_1
0	1
1	0

$$T_1 = Q_1 \bar{Q}_2 + Q_2 \bar{Q}_1$$

$$T_1 = Q_1 \oplus Q_2$$

$\bar{Q}_1$	Q_2
1	0
0	1


$$T_2 = Q_1 Q_2 + \bar{Q}_1 \bar{Q}_2$$

$$T_2 = Q_1 \odot Q_2$$

Procedure to find Mod Value for Synchronous Counter

- Step 1: Keep the inputs and outputs in the form of table.
Step 2: Write the corresponding input connections.
Step 3: Keep some default state and make a horizontal line.

Ex:-



clk	$\bar{Q}_0$	$\bar{Q}_1$	$\bar{Q}_1$	1	Q_1	Q_0
	J_1	K_1	J_0	K_0		
0					0	0
1	1	1	1	1	1	1
2	0	0	0	1	1	0
3	1	1	0	1	0	0

} mod(3)

$$Q_1 Q_0 \Rightarrow 00, 11, 10, 00 \dots$$

(or)

$$11, 10, 00, 11 \dots$$

$$Q_0 Q_1 \Rightarrow 00, 11, 01, 00 \dots$$

$$4Q_0 + 2Q_1 = ?$$

$$4(0) + 2(0) = 0$$

$$4(1) + 2(1) = 6$$


$$4(0) + 2(1) = 2$$

$$\Rightarrow 0, 6, 2 \dots$$

Q 56

		J_A	K_A	J_B	K_B	J_C	K_C	Q_A	Q_B	Q_C	
0								1	1	0	mod 2
1		1	1	0	1	1	0	0	0	1	
2		1	1	1	1	1	1	1	1	0	X

Synchronous Up/Down Counter



Up ($Y=0$)

$\rightarrow$ missing

$2 \rightarrow 10 \rightarrow 2$

$2 \rightarrow 10 \rightarrow 6$

up	down
0	3
1	1
3	0

Down ($Y=1$)

$Q_1 Q_0$	J_K
0, 0	0, *
0, 1	1, X
1, 0	X, 1
1, 1	X, 0

Y	Present State $Q_1 Q_0$	Next State $Q_1^+ Q_0^+$	$J_0 K_0$	$J_1 K_1$	Y	Present State $Q_1 Q_0$	Next State $Q_1^+ Q_0^+$	$J_0 K_0$	$J_1 K_1$
0	0 0	0 1	1 X	0 X	1	1 1	1 0	X 0	X 1
0	0 1	1 1	X 0	1 X	1	0 1	0 0	X 1	0 X
0	1 1	1 0	X 1	X 1	1	0 0	1 1	1 X	1 X

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Y}$	1	X	X	X
Y	1	X	X	X

$$J_0 = 1$$


	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Y}$	0	1	3	2
Y	4	5	7	6

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Y}$	X_0	0	1	X_2
Y	X_4	1	0	X_6

$$K_0 = \bar{Y} Q_1 + Y \bar{Q}_1$$

$$K_0 = Y \oplus Q_1$$

	$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
$\bar{Y}$	0	1	3	2
Y	4	5	7	6



Lock Out Condition

- * When counter went to unwanted state by voltage fluctuation and if it is able to come back to the wanted sequence after one or more clock pulses then it is known as self corrected counter.
- * If it is not able to come back to the wanted state after any clock pulses it is known as not self corrected counter treated as lock out condition.

Method to avoid lock out condition


Design additional combinational circuit whose output is connected to proper preset and clear circuit to get the desired wanted state.

<u>Wanted</u>	<u>Unwanted</u>
0	1
3	2
5	4
6	7

$$T_0 = \bar{Q}_1$$


$$T_1 = 1$$

$$T_2 = Q_1$$




clk	Q_1 T_2	Q_1 T_1	Q_1 T_0	Q_2 Q_1 Q_0
0				1 0 0 $\rightarrow 4$
1	0	1	1	1 1 1 $\rightarrow 7$
2	1	1	0	0 0 1 $\rightarrow 1$
3	0	1	1	0 1 0 $\rightarrow 2$
4	1	1	0	1 0 0 $\rightarrow 4$

Not Self corrected
Lock Out Condition



$$f = Q_2 \oplus Q_1 \oplus Q_0$$



State Reduction Method

Step 1: Draw the state diagram for the given circuit.

Step 2

State Diagram:- It is a graphical representation of a circuit having the parameters, present state, input, next state, output.

x/y denotes x is input, y is output


Step 2: Draw the state table for the state diagram.

Step 3: Identify the equivalent states.

Equivalent states: Two states are said to be equivalent if their next states and output are equal.

Step 4: When two states are equivalent, one of the states should be eliminated.

Step 5: Repeat the above process until we get all different states.



x/y
 $x \rightarrow I/P$
 $y \rightarrow O/P$

Present State	next state		output y	
	$x=0$	$x=1$	$x=0$	$x=1$
0 0	0 1	1 1	0	0
0 1	1 0	0 0	1	0
1 0	0 1	1 1	0	0
1 1	0 0	1 0	1	0

Pg 50

4)

Present state	next state		output y	
	x=0	x=1	z=0	z=1
a	c	b	0	0
b	d	c	0	0
c	f	d	1	1
d	e	f	1	0
e	d	a	0	1
f	e	f	1	0
g	f	a	0	1

3 states

d=f
e=g

33)

Present state	next state		output y	
	x=0	x=1	z=0	z=1
a	c	b	0	0
b	d	c	0	0
c	g	d	1	1
d	e	f	1	0
e	f	a	0	0
f	g	f	1	1
g	f	a	0	1

7 states


State Reduction methods are of two types:

Mealy Method

1) Mealy Method: - the present output depends on present state and present input.

The above discussed examples are Mealy Method only.





2) Moor Method :- In this method, the output depends only on present state.




State Diagram of flip flop

$0 \rightarrow A$

$1 \rightarrow B$




COMBINATIONAL CIRCUITS



Half Adder

x	y	carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{Sum} = \bar{x}y + x\bar{y}$$




Half Subtractor

x	y	Borrow	Diff
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$\text{Diff} = x \oplus y$$

$$\text{Borrow} = \bar{x}y$$




Full Adder

x	y	z	carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\text{Sum} = \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	1	3	1
x	1	4	5	6


$$\text{Sum} = x \oplus y \oplus z$$



$$\text{Carry} = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$	0	1	1	2
x	1	1	1	1

$$\text{Carry} = xy + xz + yz$$



Full Subtractor

x	y	z	Borrow	Diff
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



$$\text{Diff} = x \oplus y \oplus z$$

$$\text{Borrow} = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}\bar{z} + xyz$$

	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
$\bar{x}$		1	1	1
x			1	1

$$\text{Borrow} = \bar{x}y + \bar{x}z + yz$$

Decoder




Half Adder


	A	B	Carry	Sum
0	0	0	0	0
1	0	1	0	1
2	1	0	0	1
3	1	1	1	0

$$\text{Sum} = \Sigma m(1, 2)$$

$$\text{Carry} = \Sigma m(3)$$



Full Adder




$$\text{Sum} = \Sigma m(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$

Full Adder


$$\text{Sum} = \Sigma m(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$



DeMux (one to Many)


Decoder with enable input is Demux.



Ex: Telephone exchange

- with so many channels.

Full Adder



$$g = \sum m(2, 3, 7)$$



	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	0	1	2	3
A	4	5	6	7

NAND Gate

eqv:- Bubbled
OR Gate


Multiplexer

- It is many to one circuit.
- It is a data selector.
- It is a parallel-serial converter.
- It is a waveform generator.



Designing by using Mux's

① $f = \sum m(1, 2, 4, 5)$



②


	A	B	C	f
$\bar{A}\bar{B}$	0	0	0	0
	1	0	0	1
	2	0	1	1
	3	0	1	0
$\bar{A}B$	4	1	0	1
	5	1	0	1
$A\bar{B}$	6	1	1	0
	7	1	1	0

$I_0 = C$
 $I_1 = \bar{C}$
 $I_2 = 1$
 $I_3 = 0$

$I_0 = \bar{B}C + B\bar{C} = B \oplus C$
 $I_1 = \bar{B}\bar{C} + B\bar{C} = \bar{B}$


②.1

MSB i/p



②.2

LSB i/p



③

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

i/p ~~MSB~~ Select MSB (Horizontal-
 ③.1 ~~MSB~~ Select MSB I_0, I_1, I_2, I_3 (La-La-La-La) ③.2

	I_0	I_1	I_2	I_3
A	0	①	②	3
A	④	⑤	6	7

i/p ~~LSB~~ Select LSB (vertical La-La)

	I_0	I_1	I_2	I_3
$\bar{C}$	0	③	④	6
C	①	3	⑤	7

Designing by using 2X1 Mux



④

	A	B	f
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$I_0 = A \oplus B$

	A	B	f
0	0	0	1
1	0	1	0
2	1	0	0
3	1	1	1

$I_1 = \bar{B}$



⑤ Select MSB A (vertical La-La)

	I_0	I_1
$\bar{B}\bar{C}$	0	④
$\bar{B}C$	①	⑤
$B\bar{C}$	②	6
BC	3	7


$\bar{B}C + \bar{B}\bar{C} = \bar{B}$
 $B\bar{C} + BC = B$
 $\bar{B} + B = 1$
 $\uparrow$ (MSB) select line

⑥ Select LSB (Horizontal La-La-La-La)

	I_0	I_1
$\bar{A}\bar{B}$	0	①
$\bar{A}B$	②	3
$A\bar{B}$	④	⑤
AB	6	7

$\bar{A}\bar{B} + \bar{A}B = \bar{A}$
 $A\bar{B} + AB = A$
 $\uparrow$ (LSB) select line

Q 48



	I_0	I_1	I_2	I_3
$\bar{A}$	0	①	②	3
A	④	5	⑥	7

Given $A \quad \bar{A} \quad 1 \quad 0$



Q 49

	I_0	I_1	I_2	I_3
$\bar{Z}$	①	2	4	6
Z	1	③	⑤	⑦
$\bar{Z}$	Z	Z	Z	Z



LSB Method

Logic gates by Mux's

1) Buffer



2) NOT




② AND

	AB		
	A	B	$f = A \cdot B$
0	0	0	0
1	0	1	0
2	1	0	0
3	1	1	1

$$f = \sum m(3)$$

	I_0	I_1
$\bar{A}$	0	1
A	2	3
	0	A




$$\begin{aligned} f &= \bar{B}(I_0) + B(I_1) \\ &= \bar{B}(0) + B \cdot A \\ &= A \cdot B \end{aligned}$$

④ Ex-OR

	A	B	$f = A \oplus B$
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$f = \sum m(1, 2)$$

	I_0	I_1
$\bar{A}$	0	1
A	2	3
	A	$\bar{A}$



$$\begin{aligned} f &= \bar{B} \cdot A + B \cdot \bar{A} \\ &= A \oplus B \end{aligned}$$

Shortcut :- No. of (2x1) Mux required to design logic gate.

NOT	1
AND	1
OR	1
Ex-OR	2
Ex-NOR	2
NAND	2
NOR	2

③ (Half Adder) $\rightarrow$ No. of Mux's

Sum $\rightarrow$ Ex-OR $\rightarrow 2$

Carry $\rightarrow$ AND $\rightarrow 1$

3 Mux Required.


Encoders

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	γ_2	γ_1	γ_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$\gamma_0 = I_1 + I_3 + I_5 + I_7$$

$$\gamma_1 = I_2 + I_3 + I_6 + I_7$$

$$\gamma_2 = I_4 + I_5 + I_6 + I_7$$



8X3

Octal to Binary Code Encoder


Priority Encoder



I_3	I_2	I_1	I_0	Y_1	Y_0
0	0	0	1	0	0
0	0	1	X	0	<u>1</u>
0	1	X	X	1	0
1	X	X	X	1	<u>1</u>

$$Y_0 = I_1 \cdot I_2' \cdot I_3' + I_0$$


$$Y_1 = I_2 \cdot I_3' + I_3$$



4x2

Higher Order Circuits designing by Lower Order Circuits

4x16 : by using 2x4



No. of Decoder = 5

No. of Enable = 4
Decoder

Shortcut: No. of 2x4 required for 4x16

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$


Total 2x4 Required = 4+1=5

3x8: by using 2x4

$$\frac{8}{4} = 2$$

* Whenever full division not possible then one extra circuit will be required.

* If odd number present then the circuit required will be NOT gate.



16x256 by using 4x16

$$\frac{256}{16} = 16$$

$$\frac{16}{16} = 1$$


$$\underline{17}$$

4x1 Mux by using 2x1


$$\frac{4}{2} = 2$$

$$\frac{2}{2} = 1$$

$$\text{Total No of Mux} = 3$$



Codes and Code Converter



Binary Decimal Code (B.C.D)
8 4 2 1

7/5/9/3/6/1

011101011001001101100001. → B.C.D

1/0

00010000 → B.C.D

1/6

00010110

10 → 1010	} Invalid B.C.D.
11 → 1011	
12 → 1100	
13 → 1101	
14 → 1110	
15 → 1111	

Self Complementary Code

	2	4	2	1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	0	1
8	1	1	1	0
9	1	1	1	1

* By adding 3 (11) in BCD Number, it becomes excess-3.

0 → 0000 BCD
 11
 → 0011 → Ex-3


1 → 0001 BCD
 11
 → 0100 → Ex-3

B.C.D to Ex-3 (Excess-3) Code Converter

	I/P B.C.D				O/P Ex-3			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	0	0	0	0
6	0	1	1	0	0	0	0	1
7	0	1	1	1	0	0	1	0
8	1	0	0	0	0	0	1	1
9	1	0	0	1	0	1	0	0

I/P
B, C, D



O/P
Ex-3



	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	2	3
$\bar{A}B$	4	5	6	7
AB	8	9	10	11
$A\bar{B}$	12	13	14	15


$$W = A + B\bar{C} + BD$$

Binary to Gray Codes



I/P Binary

O/P Gray



$$G_3 = B_3$$


$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$


$$G_0 = B_1 \oplus B_0$$

~~Binary to Gray Code~~

Gray to Binary Codes



I/P Gray O/P Binary



#


Binary	Gray
0 $\rightarrow$ 00	00
1 $\rightarrow$ 01	01
2 $\rightarrow$ 10	11
3 $\rightarrow$ 11	10

- * Difference in Gray code is 1.
- * It is known as Hamming Distance = 1
 (Unit distance code)


$\rightarrow$ used in K-Maps

Full Adder

$$\begin{array}{r|l} A & \text{Sum} \\ B & \text{Sum} \\ C & \text{Carry} \end{array}$$



using Half Adder




Ripple Carry Adder (or) Parallel Carry Adder

$$A \rightarrow A_3 A_2 A_1 A_0$$

$$B \rightarrow B_3 B_2 B_1 B_0$$

$$\begin{array}{r} 1111 \\ 1111 \\ \hline 11110 \end{array}$$




$(N) f.A \Rightarrow$ If C_{in} given

$$(N-1) f.A + 1 H.A$$

$$(N-1) [2 H.A + 1 OR \text{ gate}] + 1 H.A$$


$$(2N-1) H.A + (N-1) OR \text{ gates}$$

Ex: $N=4$ $(2 \times 4 - 1) = 7 H.A$ $N-1$ $4-1 = 3 OR \text{ gates}$



$$C_{0+1} = C_1 = G_0 + P_0 C_0$$

$$P_i = A_i \oplus B_i$$




$$C_{0+1} = C_1 = G_0 + P_0 C_0$$

$$C_{1+1} = C_2 = G_1 + P_1 C_1 = G_1 + P_1 [G_0 + P_0 C_0] = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_{2+1} = C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0] = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

~~$$C_{3+1} = C_4 = G_3 + P_3 C_3 = G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0]$$~~

$$C_{3+1} = C_4 = G_3 + P_3 C_3 = G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0] = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



Carry Generator

No. of AND gates $\Rightarrow \frac{n(n+1)}{2}$	Ex: $\frac{4(4+1)}{2} = 10$
No. of OR gates $\Rightarrow n$	$\rightarrow 4$

Compliment Methods

	Dec	bin	Oct	Hexa
$n's \Rightarrow$	10's	2's	8's	16's
$(n-1)'s \Rightarrow$	9's	1's	7's	15's

$$\begin{array}{r}
 9 \\
 9's \overline{) 7_{10}} \\
 \underline{2}
 \end{array}
 \quad
 \begin{array}{r}
 9 \ 9 \ 9 \\
 9's \overline{) 173} \\
 \underline{82 \cdot 6}
 \end{array}$$

$$\begin{array}{r}
 1's \overline{) 1} \\
 \underline{0} \\
 1
 \end{array}
 \quad
 \begin{array}{r}
 1's \overline{) 1} \\
 \underline{0} \\
 1
 \end{array}
 \quad
 \begin{array}{r}
 2's \overline{) 0} \\
 \underline{1} \\
 +1 \\
 \underline{20}
 \end{array}
 \quad
 \begin{array}{r}
 2's \overline{) 1} \\
 \underline{0} \\
 +1 \\
 \underline{1}
 \end{array}$$

$$\begin{array}{r}
 9 \\
 10's \overline{) 7} \\
 \underline{2} \\
 +1 \\
 \underline{3}
 \end{array}$$

$$\begin{array}{r}
 10 \quad 10 \\
 \hline
 9 \quad 3
 \end{array}$$

$$\begin{array}{r}
 999 \\
 173 \\
 \hline
 826 \\
 +1 \\
 \hline
 827
 \end{array}$$

2's Complement Shortcut


Write as it is till where the 1 is present, (from LSB side), take the complement of each (1 to 0 and 0 to 1) of the remaining.


$$\begin{array}{r}
 10100 \\
 01100 \downarrow 2's
 \end{array}$$

$$\begin{array}{r}
 10101 \\
 01101 \downarrow 2's
 \end{array}$$


$$\begin{array}{r}
 1000 \\
 1000 \downarrow 2's
 \end{array}$$

4 bit Parallel Adder





2's Complement Adder/Subtractor




Control $\Rightarrow 0 \Rightarrow A+B$
 $1 \Rightarrow A-B$

$x \rightarrow$ minuend
 $y \rightarrow$ subtrahend

$$\begin{array}{r}
 A \rightarrow 1 \ 0 \ 1 \ 1 \\
 B \rightarrow 1 \ 0 \ 1 \ 0 \\
 \hline
 0 \ 1 \ 0 \ 1 \\
 +1 \\
 \hline
 0 \ 1 \ 1 \ 0
 \end{array}
 \quad 2's \text{ comp.}$$


9's Complement




NUMBER REPRESENTATION

- 1) Sign Magnitude
- 2) 1's complement
- 3) 2's complement

Case (i): (+ve) No's



Case (ii): (-ve) No's



$$\boxed{1} 001100 \Rightarrow 1's \text{ comp}$$

$\uparrow$ $\leftarrow$
 sign bit $1's \text{ comp}$

$$\begin{array}{r} 001100 \\ +1 \\ \hline \boxed{1} 001101 \Rightarrow 2's \text{ comp} \end{array}$$

$\downarrow$ $\leftarrow$
 sign bit $2's \text{ comp}$

Sign Mag		1's Comp	2's comp
x y z	x y z	x y z	
0 0 0 +0	0 0 0 +0	0 0 0 +0	
0 0 1 +1	0 0 1 +1	0 0 1 +1	
0 1 0 +2	0 1 0 +2	0 1 0 +2	
0 1 1 +3	0 1 1 +3	0 1 1 +3	
1 0 0 -0	1 1 1 -0	1 0 0 special case (-4)	
1 0 1 -1	1 1 0 -1	1 1 1 -1	
1 1 0 -2	1 0 1 -2	1 1 0 -2	
1 1 1 -3	1 0 0 -3	1 0 1 -3	

$$\boxed{1} 001100$$

$$\begin{array}{r} 111 \\ +1 \\ \hline 100 \end{array}$$

Carry entered into sign bit

(100) Special Case

For special case:

$$\boxed{(-2^{n-1})}$$

$$1000 \Rightarrow -4$$

$$10000 \Rightarrow -8$$

$$100000 \Rightarrow -16$$

Magnitude of number
with negative sign

Range :-

$$+ [2^{n-1} - 1] \text{ to } - [2^{n-1} - 1] \Rightarrow \text{sign Mag}$$

$$n=3 \quad + (2^{3-1} - 1) \text{ to } - (2^{3-1} - 1)$$

$$+ 3 \text{ to } - 3$$

$$+ (2^{n-1}) \text{ to } - (2^{n-1}) \Rightarrow 2's \text{ comp}$$

$$+ (2^{3-1}) \text{ to } - (2^{3-1})$$

$$+ 3 \text{ to } - 4$$

Q

	sign	1's	2's
0101	+5	+5	+5
11101	+13	-2	-3

B.C.D ADDITION

Case (i)

$$\begin{array}{r} 5 \rightarrow 0101 \\ 4 \rightarrow 0100 \\ \hline 1001 \end{array}$$

When two valid BCD numbers are added, the result is invalid then 6 should be added to get the final result in the BCD form.

Case (i)

$$\begin{array}{r} 5 \rightarrow 0101 \\ 4 \rightarrow 0100 \\ \hline 9 \quad 1001 \rightarrow \text{valid} \end{array}$$

Case (ii)


$$\begin{array}{r} 5 \rightarrow 0101 \\ 7 \rightarrow 0111 \\ \hline 1100 \text{ invalid} \\ 0110 \text{ (Add 6)} \\ \hline 0001 / 0010 \\ \hline \boxed{12} \end{array}$$

Case (iii)

$$\begin{array}{r} 8 \rightarrow 1000 \\ 9 \rightarrow 1001 \\ \hline 0001 \text{ valid} \\ \downarrow \text{Carry} \\ 0001 / 0110 \\ \hline \boxed{17} \end{array}$$

$$\left. \begin{array}{l} 10 \rightarrow 1010 \\ 11 \rightarrow 1011 \\ 12 \rightarrow 1100 \\ 13 \rightarrow 1101 \\ 14 \rightarrow 1110 \\ 15 \rightarrow 1111 \end{array} \right\} \begin{array}{l} \text{Six invalid} \\ \text{B.C.D} \end{array}$$

B.C.D Adder



	8	4	2	1
Invalid	1	X	X	X
BCD	1	1	X	X

B.C.D Subtraction

Case (1): Result (+)ve
 9's complement of subtrahend should be added to the minuend. If the result is invalid, 6 should be added along with end around carry.

$$\begin{array}{r}
 +6 \Rightarrow 0110 \\
 -4 \Rightarrow 0101 \text{ [9's comp of 4]} \\
 \hline
 1011 \text{ invalid} \\
 0110 \\
 \hline
 10001 \\
 \Rightarrow \begin{array}{r} +1 \\ \hline 0010 \\ \hline +2 \end{array}
 \end{array}$$

end around carry

Case (ii): Result (-)ve

9's complement of subtrahend should be added to the minuend. If the result is valid and no carry, then to get the final answer, result should be 9's complemented.

$$-6 \Rightarrow 0011 \text{ [9's comp of 6]}$$

$$+4 \Rightarrow 0100$$


$$\hline 0111 \text{ Valid}$$

No carry

If Result is
1) Valid B.C.D No } Result is (-)ve
2) No carry


To get final Ans $\Rightarrow$ 9's comp

$$\begin{array}{r} 9 \\ -7 \\ \hline 2 \end{array}$$




Switching Devices as Logic Gates

AND




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



Resistor Transistor Logic (RTL)

NOT




A	Q	Y
0	X	1
1	✓	0

Shortcut :-

column = AND operation
row = OR operation
(same for N.MOS)


NAND



$\overline{\overline{A \cdot B}} = A \cdot B$

A B	Q ₁	Q ₂	Y
0 0	X	X	1
0 1	X	✓	1
1 0	✓	X	1
1 1	✓	✓	0

NOR



A B	Q ₁	Q ₂	Y
0 0	X	X	1
0 1	X	✓	0
1 0	✓	X	0
1 1	✓	✓	0

Direct Coupled Transistor Logic (DCTL)

* It is the same as that of RTL except that input resistor are removed.



* They suffer with Current Hogging problem.

Current Hogging: Because of different saturation levels of loading gates, current will be blocked or hogged in certain loads only and certain loads are in the saturation of current known as current hogging problem.


MOS

N-MOS

N-MOS $\Rightarrow$ Gate $\Rightarrow (+)ve \Rightarrow$ ON
 Gate $\Rightarrow (-)ve \Rightarrow$ OFF




NOT




A	n ₁	n ₂	Y
0	✓	X	1
1	✓	✓	0

NAND



A	B	n_1	n_2	n_3	Y
0	0	✓	X	X	1
0	1	✓	X	✓	1
1	0	✓	✓	X	1
1	1	✓	✓	✓	0


NOR




A	B	n_1	n_2	n_3	Y
0	0	✓	X	X	1
0	1	✓	X	✓	0
1	0	✓	✓	X	0
1	1	✓	✓	✓	0

P-MOS

p-Mos $\Rightarrow$ Gate $\Rightarrow$ (+)ve $\Rightarrow$ OFF
 Gate $\Rightarrow$ (-)ve $\Rightarrow$ ON



NOT




A	B	P1	P2	Y
0		✓	✓	(GND) 1
1		✓	X	(-V _{DD}) 0


NOR

shortcut is opposite to N-MOS

column-OR operation




A	B	P1	P2	P3	Y
0	0	✓	✓	✓	1 (GND)
0	1	✓	✓	X	0 (-V _{DS})
1	0	✓	X	✓	0 (-V _{DE})
1	1	✓	X	X	0 (-V _{DD})



NAND


Row-AND operation



A	B	P1	P2	P3	Y
0	0	✓	✓	✓	1
0	1	✓	✓	X	0
1	0	✓	X	✓	0
1	1	✓	X	X	0

C-MOS


NOT



A	p	n	Y	
0	✓	X	1	+V _{DD}
1	X	✓	0	GND

NAND


use
shortcut
seeing N-Mos
column - multiplication
AND operation



A	B	p ₁	p ₂	n ₁	n ₂	Y	
0	0	✓	✓	X	X	1	+V _{DD}
0	1	✓	X	X	✓	1	+V _{DD}
1	0	X	✓	✓	X	1	+V _{DD}
1	1	X	X	✓	✓	0	GND


NOR

low-OR
operation



A	B	p ₁	p ₂	n ₁	n ₂	Y	
0	0	✓	✓	X	X	1	+V _{DD}
0	1	✓	X	X	✓	0	GND
1	0	X	✓	✓	X	0	GND
1	1	X	X	✓	✓	0	GND

NAND



Case (i) : $V_x = 0.1V$, $V_y = 0.1V$.

$$I_t = \frac{V_{CC} - V_1}{R_1} = \frac{5 - 0.8}{4k} = 1.05 \text{ mA}$$

$$l_2 = l_8 = l_R = 0$$

$\Rightarrow Q$ is cut off

$$\Rightarrow V = \text{High (5V)}$$

Case (ii) : $V_x = 0.1 \text{ V}$, $V_y = 5 \text{ V}$

same as that of (i)

$\Rightarrow V_B = \text{High (5V)}$

Case (iii): $V_x = 5V$, $V_y = 0.1V$

Same as that of Case (i) and Case (ii)

$$\Rightarrow \gamma = \text{high} (5V)$$

Saturation condition

$$\frac{I_c'}{I_B} \leq \beta$$

$$\frac{1.22 + (1.05)}{0.62} \leq 25$$

$$N = 13.7$$

$$N \approx 13$$

Case (ii): Output of the driving gate is high

In this case, input diode of the loading gate is reverse biased and there exist a reverse saturation current which passes through R_c of driving gate from $+V_{cc}$. By N number of loads, we get much voltage drop across R_c and output settle from high value which leads to improper operation so even in this case also there is a limit on Fan out.

NOTE: Among the above two cases, the least value should be taken for the overall fanout. So, the output low case is preferable.

Procedure to find Noise Margin

Case (i): Output of the driving gate is low

In this case, the other section of the loading gate requires $D_1 + D_2 + V_{BE(ON)} = 0.7 + 0.7 + 0.7 = 2.1V$
so the difference of voltage $2.1 - 0.8 = 1.3V$
is required the acceptable fluctuating voltage
so the noise margin is 1.3V.

Case (ii) : Output of the driving gate is high

In this case also, the noise margin will be calculated and among the above two cases the least value is preferable for overall value of Noise Margin.

Power Dissipation $P.D = V_{ce} \cdot I_{cc}$

$$P.D = \frac{P.D(0) + P.D(1)}{2}$$

NOTE :-


Q. * What happens if one of the diodes D_1 or D_2 is removed?

- Fan out increases
- Noise margin reduces

Q. * What happens if one more diode D_3 is added?

- Fan out reduces
- Noise Margin increases

TTL (Transistor Transistor Logic)




NOTE :- The tabular form related to the values of fan out, propagation delay, noise margin, power dissipation etc is present in theory book.

* * Without reading this, one should not go for exam.

TTL

NAND
NOT



The Purpose of D_1 : It avoids the ringing problem. The negative voltage fluctuations can be grounded by D_1 and the input transistor will be safe.

The Purpose of D_2 : It is used for the proper switching voltages at the output.

* TTL Technologies are three types.

1) Totem Pole TTL: In this case, output transistors are not ON simultaneously. The above discussed example is Totem Pole TTL only.


2) Open Collector TTL: In this case, the collector section of output transistor & a pull up resistor is used for proper switching output.

NOTE :- Pull up resistor also avoids voltage fluctuations of power supply.


* Open collector TTL allows wired logic.

Wired Logic


Wired AND Logic



Wired OR Logic




⇒ Tristate Logic :- In the case of Tristate logic, there will be 3 states, Logic 0, Logic 1 and High Impedance state.




~~High~~


Voltage and Current Parameters

High



Low






$$fan\ out = \frac{I_{OH}}{I_{IH}}$$

$$fan\ out = \frac{I_{OL}}{I_{IL}}$$


Take whichever value is less of fan out.

Q Design $f = AB + C(D+E)$

Using NMOS



Using PMOS



using CMOS

combine both NMOS & PMOS ckt

Shortcut: to know which gate it is

applicable to all except PMOS {


 column - multiplication AND operation

 row - OR operation
 }

PMOS {

 column - OR operation

 row - AND operation
 }



2's Complement Arithmetic

- 1) Add the 2's complement of subtrahend to the minuend.
- 2) Check the MSB bit (sign bit).
- 3) If sign bit is zero (0), answer is true binary.
- 4) If MSB bit is one (1), answer should be in 2's complement form.
- 5) If the carry generated, ignore the carry.

$x \rightarrow$ minuend
 $-y \rightarrow$ subtrahend

Case (i)

$$\begin{array}{r}
 +9 \rightarrow 01001 \\
 -4 \rightarrow 11100 \\
 \hline
 100101 \Rightarrow +5
 \end{array}$$

Ignore Carry
 Sign bit (0)

$$-4 \rightarrow 10100 \rightarrow \text{sign neg}$$

$$\begin{array}{r}
 100 \\
 \hline
 11100 \rightarrow 2's \text{ Comp}
 \end{array}$$

$$-9 \rightarrow 111001 \rightarrow \text{sign neg}$$

$$\begin{array}{r}
 10111 \\
 \hline
 10111 \rightarrow 2's \text{ Comp}
 \end{array}$$

Case (ii)

$$\begin{array}{r}
 -9 \rightarrow 10111 \\
 +4 \rightarrow 00100 \\
 \hline
 11011 \rightarrow 2's \text{ comp} \\
 \hline
 01011 = -5
 \end{array}$$

Sign bit 1
 Give 2's comp. of result

Case (iii)

$$\begin{array}{r}
 +9 \rightarrow 01001 \\
 +4 \rightarrow 00100 \\
 \hline
 01101 = +13
 \end{array}$$

Sign bit (0) +ve

Case (iv)

$$\begin{array}{r}
 -9 \rightarrow 10111 \\
 -4 \rightarrow 11100 \\
 \hline
 \text{Sign bit} \leftarrow 110011 \\
 \text{Carry} \leftarrow 1 \\
 \hline
 \text{Sign bit} \leftarrow 11101 = -13
 \end{array}$$

Case (v)

$$\begin{array}{r}
 -9 \rightarrow 10111 \\
 +9 \rightarrow 01001 \\
 \hline
 00000 = 0 \\
 \text{Sign bit} \leftarrow 0
 \end{array}$$

1's Complement Arithmetic

Step 1) Add the 1's complement of Subtrahend to the minuend.

2) If the carry is generated make it end around carry. (i.e. add carry to Lsb)


3) Then check the MSB bit (Sign bit)

4) If MSB bit is zero, answer is true binary.

5) If MSB bit is one, answer should be in 1's complement form.

One bit Comparator

A	B	$A \cdot B$	$A \odot B$	$A \cdot B'$
		$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0



for 4 bit :-

$$A \rightarrow A_3 A_2 A_1 A_0$$

$$B \rightarrow B_3 B_2 B_1 B_0$$

$$\Rightarrow \text{if } A_3 > B_3$$

$$\begin{array}{r} 1 \times \times \times \\ 0 \times \times \times \\ \hline A > B \end{array}$$

$$\Rightarrow \text{if } A_3 < B_3$$

$$\begin{array}{r} 0 \times \times \times \\ 1 \times \times \times \\ \hline A < B \end{array}$$

$$\Rightarrow \text{if } A_3 = B_3$$

$$\begin{array}{r} A_3 \quad 1 \times \times \\ B_3 \quad 0 \times \times \\ \hline A > B \end{array}$$

4 bit Comparator



$A_3 B_3$	$A_2 B_2$	$A_1 B_1$	$A_0 B_0$	$A < B$	$A = B$	$A > B$
$A_3 > B_3$	X	X	X	0	0	1
$A_3 < B_3$	X	X	X	1	0	0
$A_3 = B_3$	$A_2 > B_2$	X	X	0	0	1
$A_3 = B_3$	$A_2 < B_2$	X	X	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	0	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	0	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	0	1	0

$$A < B \Rightarrow A_3 \cdot B_3 + (A_3 \oplus B_3) \cdot (A_2' \cdot B_2) + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1' \cdot B_1) + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0' \cdot B_0)$$

$$A = B \Rightarrow (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0)$$

$$A > B \Rightarrow A_3 \cdot B_3' + (A_3 \oplus B_3) \cdot (A_2 \cdot B_2') + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \cdot B_1') + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \cdot B_0')$$

DAC



$$V_o = K [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0]$$

↔ decimal equivalent binary data

1101

$$[1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0]$$

↔ decimal eq. binary data

Parameters of DAC



Number of steps = $2^n - 1$

1 LSB value (or) step size = $V_x \cdot \frac{1}{7}$

$$= \frac{V_{fs} \cdot S}{2^n - 1}$$

$$= \frac{\text{full scale voltage}}{\text{no. of steps}}$$


$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100\%$$



Linear
Non Linearity
Monotonicity
Non Monotonicity

Digital I/P

Weighted Resistor type DAC



$$\text{LSB resistance} = (2^{n-1}) \cdot \text{MSB resistance}$$

$$\begin{aligned} V_o &= -I_f \cdot R_f \\ &= -R_f [I_0 + I_1 + I_2] \\ &= -R_f \left[\frac{V_{ref}}{2^{n-1}R} + \frac{V_{ref}}{2^n R} + \frac{V_{ref}}{2^{n+1} R} \right] \\ &= -\frac{V_{ref} R_f}{R} \left[\frac{1}{2^{n-1}} + \frac{1}{2^n} + \frac{1}{2^{n+1}} \right] \end{aligned}$$

$$V_o = -\frac{V_s \cdot R_f}{R} \left[\frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= -\frac{V_s \cdot R_f}{2^{n-1} \cdot R} [1 + 2^1 + \dots + 2^{n-1}]$$

$$V_o = \left| \frac{V_s \cdot R_f}{2^{n-1} \cdot R} \right| [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0]$$




$$V_o = K [2^{n-1} b_{n-1} + \dots + 2^1 b_1 + 2^0 b_0]$$

where


$$K = \left| \frac{V_s \cdot R_f}{2^{n-1} \cdot R} \right|$$



R-2R Ladder type DAC

(Inverting type)



$$V_{th} = \frac{V_s \cdot 2R}{2R + 2R} = \frac{V_s}{2}$$





$$V_o = -I_f \cdot R_f$$

$$V_o = -R_f [I_0 + I_1 + I_2]$$

$$V_o = -R_f \left[\frac{V_z}{8(3R)} + \frac{V_z}{4(3R)} + \frac{V_z}{2(3R)} \right]$$

$$V_o = -\frac{R_f V_z}{3R} \left[\frac{1}{2^3} + \frac{1}{2^2} + \frac{1}{2^1} \right]$$


$$V_o = -\frac{R_f V_z}{3R} \left[\frac{1}{2^n} + \frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} \right]$$

$$V_o = \left[-\frac{V_z}{2^n} \right] \left[\frac{R_f}{3R} \right] \left[2^{n-1} + 2^{n-2} + \dots + 2^1 + 2^0 \right]$$

$$V_o = \left[-\frac{V_z}{2^n} \right] \left[\frac{R_f}{3R} \right] \left[2^{n-1} b_{n-1} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

$$V_o = \left[\frac{V_z}{2^n} \right] \left[\frac{R_f}{3R} \right] \left[\sum_{i=0}^{n-1} 2^i b_i \right]$$

(Non-Inverting Type)



$$V_o = \left| \frac{V_2}{2^n} \right| \left(1 + \frac{R_f}{R_1} \right) \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$

Workbook

Pg 69 ADC & DAC

Q. 1.

$$V_o = \left| \frac{V_2}{2^n} \right| \left(1 + \frac{R_f}{R_1} \right) \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$

$$= \left(\frac{1}{2^4} \right) \left(1 + \frac{7}{1} \right) \left(1 \cdot 0 \cdot 10_2 = 10 \right)$$

$$= \left(\frac{1}{16} \right) (8) (10) = \left(\frac{1}{16} \right) (8) (10)$$

$$= 5V$$

2) $V_o = K [\text{Dec Eq. Binary data}]$

$$V_o = K [11011011_2 = 219]$$


$$V_o = K(219)$$

$$255 = K [11111111_2 = 255]$$

$$255 = K \times 255$$

** Operation :- Digital Theory Book

Successive Approximate type ADC




* Keep MSB as 1 in starting (always)



$$t_c(\max) = N \cdot \text{clk cycles}$$

operation :- Digital Theory Book

Flash type ADC (or) Simultaneous type ADC (or) Parallel type ADC



Dual Slope ADC



$$V_o = -\frac{1}{C} \int_0^{T_1} V_a dt$$

$$V_o = \left[-\frac{V_a}{C}\right]T_1 \quad \text{--- ①}$$

$$V_o = \left[-\frac{V_a}{C}\right]T_1 + \left\{ -\frac{1}{C} \int_{T_1}^t (-V_s) dt \right\}$$

$$V_o = \left[-\frac{V_a}{C}\right]T_1 + \left[\frac{V_s}{C}\right](t - T_1)$$

at $t = T_2$, $V_0 = 0$

$$0 = \left[\frac{-V_a}{C} \right] T_1 + \left[\frac{V_a}{C} \right] [T_2 - T_1]$$

$$\frac{V_a}{C} T_1 = \frac{V_a}{C} [T_2 - T_1]$$

$$V_a [2^N \cdot T_c] = V_a \cdot (n \cdot T_c)$$

$$V_a = \frac{V_a}{2^N} \cdot n$$

if $V_a = 2^N$

$$\boxed{V_a = n}$$

$$t_{c(max)} = T_2$$

$$t_{c(max)} = T_1 + n T_c$$

$$= 2^N T_c + n T_c$$

$$= (2^N + n) T_c$$


$$= (2^N + 2^N) T_c$$

$$= 2 \cdot 2^N T_c$$

$$\boxed{t_{c(max)} = (2^{N+1}) T_c}$$

	A	BC	f_6	f_5	f_4	f_3	f_2	f_1	
0	0	00	0	0	0	0	0	0	'0'
1	0	01	0	0	0	0	0	1	'1'
2	0	10	0	0	0	1	0	0	'4'
3	0	11	0	0	1	0	0	1	'9'
4	1	00	0	1	0	0	0	0	'16'
5	1	01	0	1	1	0	0	1	'25'
6	1	10	1	0	0	1	0	0	'36'
7	1	11	1	1	0	0	0	1	'49'

Reduced ROM $\text{ROM} \Rightarrow \text{Decoder} + \text{Encoder}$




Reduced ROM

$$= 2^n \times m$$

$$= 2^3 \times 4$$

$$= 8 \times 4$$


$$= \underline{\underline{32}}$$



	AND Array	OR Array
ROM $\Rightarrow$	fixed	programmable
PLA $\Rightarrow$	programmable	programmable
PAL $\Rightarrow$	programmable	fixed

~~Wikipedia~~

Hazard



when time delay of both i/p ckt is not same.


Hazard

Because of different propagation delays at different parts of the circuit, the output of the circuit may not be accurate known as Hazard in the ckt. It can be eliminated by Redundant group in the circuit.


Glitch:- For temporary interval of time we get wrong result known as glitch in the circuit.

Hazards are three types:

Static '0'




Static '1'




Dyna

Dynamic




Strobe Signal



→ for calculating propagation delay, set up time should be considered.

Seven Segment Display



B.C.D	I/P				Seven Segment							
	A	B	C	D	a	b	c	d	e	f	g	
0	0	0	0	0	1	1	1	1	1	1	0	'0'
1	0	0	0	1	0	1	1	0	0	0	0	'1'
2	0	0	1	0								
3	0	0	1	1								

Master slave J-K Flip Flop

It consists of two sections, Master and slave. They are triggered from the same clock generator but the second section is triggered through NOT gate so both sections can not be ON simultaneously. So the final output occurrence time, the input section is in the OFF state. So there is no repetition of toggle & race around problem is avoided.

NOTE: External feedback is taken from section second section only.

