

## DIGITAL ELECTRONICS

Boolean Logical Ideas :- These are classified into three types:

- 1) Producing the constants (0,1) (Null, Identity)
- 2) Unary operations (Complement, Transfer)
- 3) Binary operations (AND, OR, NAND, NOR, Ex-OR, Ex-NOR, Inhibition, Implication)

NOTE:- For  $n$ -input variables, we get  $2^n$  combinations,  $2^n$  possible functions

$x : y$	$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$	$f_{15}$	$\bar{x}$	Identity
0 0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	
0 1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1		
1 0	0	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1		
1 1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1		

Buffer      AND      OR      NOR      NOT      NAND      Implication

$$f_0 = 0 \Rightarrow \text{Null}$$

$$f_1 = x \cdot y \quad \text{AND}$$

$$x \cdot \bar{y}$$

$$f_2 = x \cdot \bar{y} \quad \text{Inhibition}$$

$$x/y \quad [x \text{ but not } y]$$

$$f_3 = x \quad \text{Transfer} \\ (\text{Buffer})$$

$$f_4 = \bar{x} \cdot y \quad \text{Inhibition}$$


$y/x$  (y but not x)

$$f_5 = y \quad \text{Transfer}$$

$$f_6 = x \oplus y \quad \text{Ex-OR}$$

$$= \bar{x}y + x\bar{y}$$

NOTE:- The staircase logic gate is Ex-OR gate.



$$f = s_1 \oplus s_2$$

$s_2$	$s_1$	$f$	Bulb
0	0	0	
0	1	1	
1	0	1	
1	1	0	

$$f_7 = x + y \quad \text{OR}$$

$$x \vee y$$

$$f_8 = \bar{x} + \bar{y} \quad \text{NOR}$$

$$x \downarrow y$$

$$f_9 = x \odot y \quad \text{Ex-NOR}$$

$$= \bar{x}\bar{y} + xy$$

NOTE:- Ex-NOR is also known as coincidence logic gate or equivalence logic gate.

$$f_{10} = \bar{y}$$

$$f_{11} = x + \bar{y} \quad \text{Implication}$$

$x \rightarrow y$  [if y then x]

$$f_{12} = \bar{x} \quad \text{NOT (complementary)}$$

$$f_{13} = \bar{x} + y \quad \text{Implication}$$

$x > y$  [if  $x$  then  $y$ ]

$$f_{14} = !\bar{x} \cdot \bar{y} \quad \text{NAND}$$


$$\bar{x} \uparrow \bar{y}$$

$$f_{15} = 1 \quad \text{Identity}$$

### Symbols for the Logic Gate



Buffer




NOT




AND



NAND




OR



NOR





Ex-OR



Ex-NOR

## NAND, NOR - Universal Logic Gates



NAND (4) NOR

NOT	1	1
AND	2	3
OR	3	2
Ex-OR	4	5
Ex-NOR	5	4

## Duality

Step 1:- Interchange the operators.

Step 2:- Interchange the identity

## Interchange

$\Rightarrow (0,1)$

$\Rightarrow (0,1)$

### AND

$$\bar{x} \cdot 0 = 0$$

$$\bar{x} \cdot 1 = \bar{x}$$

$$\bar{x} \cdot \bar{x} = 0$$

$$\bar{x} \cdot x = \bar{x}$$

$$\bar{x} \cdot 0 = 0$$

$$\bar{x} + 1 = 1$$

$$\bar{x} + x' = 1$$

$$x \cdot x' = 0$$

### OR

$$x + 0 = x$$

$$x + 1 = 1$$

$$x + \bar{x} = 1$$

$$x + x = x$$

$$x \cdot 0 = 0$$

$$x + 1 = 1$$


$$x + x' = 1$$

$$x \cdot x' = 0$$

$$f = A' \cdot B + C$$


$$f^D = ?$$

$$f^D = (A' + B) \cdot C$$



AND-OR

$$f = A' \cdot B + C$$




OR-AND

$$f^D = (A' + B) \cdot C$$

\* AND-OR dual form is OR-AND.

### Degenerative Forms

When a two level logic gate system output is expressed with a single logic gate then the two level logic gate system is known as degenerated form for the single logic gate.  
Ex: AND-AND is the degenerated form for the AND gate.




AND-AND




AND

### Non-degenerative forms





AND-OR



AND - OR	OR - AND
NAND - NAND	NOR - NOR
NOR - OR	NAND - NOR AND
OR - NAND	AND - NOR

### Alternative Logic Gates



### (+ve) and (-ve) Logics

(+ve) logic	(-ve) logic
High $\rightarrow 1$	High $\rightarrow 0$
Low $\rightarrow 0$	Low $\rightarrow 1$

(+ve) logic  
 $-2V \rightarrow 1$   
 $-7V \rightarrow 0$

(+ve) AND logic

A	B	f
0	0	0
0	1	0
1	0	0
1	1	1

(-ve) AND logic = (+ve) OR logic

A	B	f
1	1	1
1	0	0
0	1	0
0	0	0

NOTE:- (-ve) AND logic equal to (+ve) OR logic, vice versa.

(-ve) NAND logic equal to (+ve) NOR logic, vice versa.

Ex-OR, Ex-NOR Charts

$$\begin{array}{l|l} x \oplus | & \\ \hline x & x = 0 \\ x & \bar{x} = 1 \\ x & 1 = \bar{x} \\ x & 0 = x \end{array}$$

$$\begin{array}{l|l} x \odot | & \\ \hline x & x = 1 \\ x & \bar{x} = 0 \\ x & 1 = x \\ x & 0 = \bar{x} \end{array}$$

$$\overline{x \oplus y} = x \odot y$$

[for even]

$$x \oplus y \oplus z = x \odot y \odot z \quad [\text{for odd}]$$

$$w \oplus x \oplus y \oplus z = w \odot x \odot y \odot z$$

$$\begin{aligned} \bar{x} \oplus y &= (\bar{x})y + (\bar{x})\bar{y} \\ &= xy + x'y \\ &= x \odot y \end{aligned}$$

$$\left. \begin{array}{l} \overline{x \oplus y} \\ \bar{x} \oplus y \\ x \oplus \bar{y} \end{array} \right\} = x \odot y$$

## Complementing the Boolean Expression

Step 1: Dual form

Step 2: Complementing Individual variable


$$f = \bar{A}B + \bar{C}$$

$$f' = ?$$

$$\underline{\underline{1}}. (\bar{A} + B) \cdot C$$


$$\underline{\underline{2}}. (A + \bar{B}) \cdot \bar{C} = f'$$

## Inhibiting the Logic gate




	Disable	Enable
NAND	L	H
NOR	H	L
AND	L	H
OR	H	L





## Venn Diagrams



$$x + x \cdot y = x$$



$$x + x \cdot y = x + y$$



$$f = xy\bar{z} + x\bar{y}z$$

## Logic Minimization Techniques

### Boolean Algebra

NOT

$$\text{if } x = 0$$

$$\bar{x} = 1$$

$$(x) = x$$

AND

$$x \cdot x = x$$

$$x \cdot 0 = 0$$

$$x \cdot \bar{x} = 0$$

$$x \cdot 1 = x$$

OR

$$x + x = x$$

$$x + 0 = x$$


$$x + \bar{x} = 1$$

$$x + 1 = 1$$

Commutative Law

$$x \cdot y = y \cdot x$$

$$x + y = y + x$$



Associative Law

Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

$$x + (y + z) = (x + y) + z$$

Demorgan's Laws

$$\overline{x \cdot y} = \overline{x} + \overline{y}$$

$$\overline{x + y} = \overline{x} \cdot \overline{y}$$

Distributive Law -

$$x \cdot (y + z) = (x \cdot y) + (x \cdot z)$$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

Consensus Theorem

If variable is associated with some variable and its complement is associated with some other variable and the next term is formed by the left over variable then the term becomes redundant.

NOTE :- Consensus theorem can be extended to any number of variables.

$$A \cdot B + \overline{A} \cdot C + B \cdot C = A \cdot B + \overline{A} \cdot C$$

$\downarrow$   
Redundant

$$(A+B) \cdot (\overline{A}+C) \cdot (B+C) = (A+B) \cdot (\overline{A}+C)$$

$$A \cdot B + \overline{A} \cdot C + B \cdot C \cdot D \cdot E = A \cdot B + \overline{A} \cdot C$$

$\downarrow$   
Redundant

Transposition Theorem

Associations and operators can be interchanged.

$$A \cdot B + \overline{A} \cdot C = (A+C) \cdot (\overline{A}+B)$$

$$(A+B) \cdot (\overline{A}+C) = (A \cdot C) + (\overline{A} \cdot B)$$

## Absorption Law

$$x + xy = x$$

$$\cancel{x+xy} \quad x \cdot (x+y) = x$$

Oring a variable with ANDing of that variable by another variable results in the same variable.

$$\cancel{x \cdot (x+y)} = x$$

## Redundant Literal Rule

$$x + x'y = x + y$$

$$x \cdot (x' + y) = x \cdot y$$

Oring a variable with ANDing of its complement with another variable results in the ORing of those two variables.

## SOP and POS Forms

### SOP

$x'$	$y$	min term	$f$
0	0	$\bar{x} \cdot \bar{y}$	0
0	1	$\bar{x} \cdot y$	1
1	0	$x \cdot \bar{y}$	0
1	1	$x \cdot y$	1

$$f = x \cdot y + \bar{x} \cdot y$$




### Half Adder

$x$	$y$	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\begin{aligned} \text{sum} &= \bar{x} \cdot y + x \cdot \bar{y} \\ &= x \oplus y \end{aligned}$$


$$\text{carry} = x \cdot y$$



## POS

x	y	Maxterm	f
0	0	$x+y$	0
0	1	$x+\bar{y}$	1
1	0	$\bar{x}+y$	0
1	1	$\bar{x}+\bar{y}$	1

$$f = (x+y) \cdot (\bar{x}+y)$$



$\Sigma m \Rightarrow SOP$

$\pi M \Rightarrow POS$

$$\Sigma m(0,2) = \bar{x} \cdot \bar{y} + x \cdot \bar{y}$$

$\downarrow$        $\downarrow$   
 00 10  
 $\bar{x} \cdot \bar{y}$      $x \cdot \bar{y}$

$$\pi M(0,2) = (x+y) \cdot (\bar{x}+y)$$

$\downarrow$        $\downarrow$   
 00 10  
 $x+y$      $\bar{x}+y$

$$\Sigma m(0,2) = \pi M(1,3)$$

x	y	f
1	0	0
2.	0	1
3.	1	0
4.	1	0

$$f = \Sigma m(0,2)$$


$$f = \pi M(1,3)$$

$$\pi M(1,5) = \Sigma m(0,2,3,4,6,7)$$

$$f_1 = \sum m(0, 1, 2, 4, 6)$$


$$f_2 = \sum m(2, 3, 5, 6, 7)$$

$$f_3 = \sum m(1, 2, 4, 7)$$



$$F = \sum m(0, 1, 2, 4, 6, 7)$$

$$B = \sum m(2, 3, 4, 5, 6)$$



$$\therefore A \oplus B = A'B + AB'$$

$$A'B = \sum m(3, 5)$$

(B but not A)







$$AB' = \sum m(0, 1, 7)$$

$$A'B + AB'$$

$$A \oplus B = \sum m(0, 1, 3, 5, 7)$$

### K-Map

It is a group of adjacent cells. Each cell is represented by a minterm (group of literals).



① -

	B	B
A	$\bar{A}\bar{B}$	$\bar{A}B$
A	$A\bar{B}$	$AB$
	0	1
	1	2
	2	3

② -

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
A	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}C$	$A\bar{B}\bar{C}$
A	$000$	$001$	$010$	$010$
	4	5	6	7
	100	101	111	110
				6

$$f(A, B, C)$$

↓      ↓

MSB    LSB

③ -

$$f(A, B, C)$$

↓      ↓

MSB    LSB

	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
C	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}C$	$A\bar{B}\bar{C}$
C	$000$	$010$	$110$	$100$
	0	2	6	4
	1	3	7	5

④ -

$$f(C, A, B)$$

↓      ↓

MSB    LSB

	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
C	0	1	3	2
C	4	5	7	6

⑤ -

$$f = \sum m(0, 1, 2, 6)$$

↓      ↓      ↓      ↓

000    001    010    110

$$f = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + AB\bar{C}$$

⑥ -

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
A	1	1	3	1
A	0	1	3	2
	4	5	7	6

$$f = \bar{A}\bar{B} + B\bar{C}$$

(5.2)

	$\bar{A}B$	$\bar{A}B$	$AB$	$A\bar{B}$
$\bar{C}$	1	1	1	6
C	1	1	3	7

$$f = \bar{A}\bar{B} + BC$$

(5.3)

	$\bar{A}B$	$\bar{A}B$	$AB$	$AB$
$\bar{C}$	1	1	1	1
C	4	5	4	6

~~$f = \bar{A}\bar{C} + A\bar{B}$~~

$$⑥ f = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$$

(6.1)

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	0	1	1	2
A	4	5	4	6

$$f = C$$

(7)

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1			1
$\bar{A}B$	1	1	1	
$A\bar{C}\bar{D}$				
AB				
$A\bar{B}$	1			1
$BD$				
$B\bar{B}D$				

$4 - 2 = 2$

$$\bar{A}\bar{C}\bar{D} + \bar{B}\bar{D} + BD$$

(8)

- pair 1
- Quad 2
- Octet 3

(9)

$K = 1$	No need CKT
all cells '1'	

## Redundant Group

It is that part of the circuit with or without it there is no effect on the circuit result.

Ex:-

	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$	$f = \Sigma m(1, 3, 5, 7)$
A	0	1	2	3	
A	4	5	6	7	

$$f = \bar{A}\bar{C} + AB + BC$$

~~E.P.I~~   ~~E.P.I~~   ~~R.P.I~~

Redundant

Ex:-

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$	
$\bar{A}\bar{C}\bar{D}$	0	1	3	3	
$\bar{A}\bar{B}$	4	5	1	1	$\bar{A}\bar{B}C$
$ABC$	12	13	15	14	$E.P.I$
$AB$	8	9	11	10	$ACD$
					$E.P.I$

~~BD~~  
R.P.I Redundant

## Implicant

It is the min term corresponding to that cell which is having "1" in the K-map.

Prime Implicant: All possibility groupings in the K-map are known as prime implicants.

Essential Prime Implicant: It is the prime implicant which is having atleast a single one which is only one time group known as essential prime implicant.

Redundant Prime Implicant: It is the prime implicant with or without it, there is no effect on the circuit result.

Selective Prime Implicant: This is a prime implicant which is under the process of selection.

Note: If the grouping was done by zeros then we get false implicant, false prime implicant, false E.P.I. etc.

Ex 1)  $\begin{array}{|c|c|c|c|} \hline & \bar{B}\bar{C} & \bar{B}C & BC & B\bar{C} \\ \hline \bar{A} & 1 & 1 & 1 & 1 \\ \hline A & 4 & 5 & 7 & 6 \\ \hline \end{array}$   $f = \sum m(0,1,2,6,7)$

-  $\bar{A}\bar{B}$  (0,1) E.P.I ✓

$\bar{B}\bar{C}$  (2,6) E.P.I P.I  
 $\bar{A}\bar{C}$  (0,2) E.P.I P.I } S.P.I

$AB$  (6,7) E.P.I

$g_{mp} \rightarrow 5$  P.I  $\rightarrow 4$

Non-P.I  $\rightarrow 0$  E.P.I  $\rightarrow 2$

2)  $\begin{array}{|c|c|c|c|c|} \hline & \bar{B}\bar{C} & \bar{B}C & BC & B\bar{C} \\ \hline \bar{A} & 1 & 1 & 1 & 1 \\ \hline A & 4 & 5 & 1 & 6 \\ \hline \end{array}$

$\bar{A}\bar{B}$	$AB$
E.P.I	E.P.I
P.I	P.I

3)  $\begin{array}{|c|c|c|c|c|} \hline & \bar{B}\bar{C} & \bar{B}C & BC & B\bar{C} \\ \hline \bar{A} & 1 & 1 & 1 & 1 \\ \hline A & 4 & 5 & 1 & 6 \\ \hline \end{array}$

$\bar{A}\bar{B}\bar{C}$	$\bar{B}C$	$AB$
E.P.I	E.P.I	E.P.I
P.I	P.I	P.I

$g_{mp} \rightarrow 4$   
 Non - P.I  $\rightarrow 1$   
 P.I  $\rightarrow 2$   
 E.P.I  $\rightarrow 2$

## Don't Care Condition

The unoccured inputs corresponding output, which is unspecified can be treated as don't care.

- Q) Design a circuit which gives the alarm at 5'o clock and 7'o clock.

A	B	C	D	
0	0	0	0	0 X
				1 0
				2 0
				3 0
				4 0
0	1	0	1	5 → 1
				6 0
0	1	1	1	7 → 1
				8 0
				9 0
				10 0
				11 0
				12 0
1	1	0	1	13 X
1	1	1	0	14 X
1	1	1	1	15 X

	$\bar{C}D$	$\bar{C}D$	$CD$	$CD$
$\bar{A}B$	0	1	0	0
$\bar{A}B$	4	5	1	0
$AB$	0	X	X	X
$AB$	8	9	11	10

$$f = BD$$

Ex:  $f = \sum m(1,2) + d(3,5,7)$

	$\bar{B}C$	$\bar{B}C$	$BC$	$BC$
$\bar{A}$	0	1	(X)	1
$A$	4	X	X	6

$$f = \bar{A}B + C$$

## Variable Entered Mapping

Ex: 1)  $f = \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + A\bar{B}CD + A\bar{B}\bar{C}D$ .

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	2	3	4
A	5	6	7	8

$$f = \bar{A}C\bar{D} + \bar{A}BD + BCD + A\bar{B}\bar{C}D$$

2)

	B	B	$\rightarrow$ Be
$\bar{A}$	1	2	3
A	4	5	6

$$f = \bar{A}BC + ABC$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	2	3	4
A	5	6	7	8

$$f = \bar{B}\bar{C}$$

Step 1: Keep all the variables as zero and get the expression.

NOTE:- Check whether the given 1 is fully covered. If it is fully covered it becomes redundant.

Step 2: Select any variable and keep 1 in it, other variable should be kept as zero, given 1 should be replaced by don't care.

Step 3: Repeat the above process by selecting each variable.

	$\bar{y}\bar{z}$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	A	$\bar{A}$	$\bar{A}$
x	B	0	X	C

	$\bar{y}\bar{z}$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	0	1	0
x	0	0	X	0

(yz)

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	1	X	0
x	0	0	X	0

$A\bar{x}z$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	0	X	1
x	0	0	X	0

$\bar{A}\bar{x}y$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	0	X	0
x	1	0	X	0

$B\bar{x}y\bar{z}$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	0	X	0
x	0	0	X	1

$Cxy$


$$f = \bar{y}z + A\bar{x}z + \bar{A}xy + Bx\bar{y}z + Cxy$$

Redundant

Ex:

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	A	I	A
x	B	0	I	C

fully covered



$$f = A\bar{x}z + \bar{A}xy + Cxy + Bx\bar{y}z$$

Ex:

	B	B
A	1	$\bar{C}$
A	C	

$$f = \bar{A}B + ABC$$

Method:

	$\bar{B}C$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$			1	1
A			1	

$$f = \bar{A}B + BC$$

Method - 2:

	B	B	
A	-	1	NOT fully covered $\bar{A}B$
A	-	0	

	B	B	
A	-	(X)	
A	-	1	$CB$

$$f = \bar{A}B + BC$$

Method - 3: (Shortest)

Make the pair & check whether 1 fully covered or not.  
If not then by keeping all variables zero make pair using 1's.

	B	B	
A	-	1	$f = \bar{A}B + BC$
A	-	1	

Pos forms in K. Map

Step 1: Interchange the operator

Step 2: Complement the individual variable

Ex:  $f = \pi M(2,3,4,5)$

$f = \sum m(0,1,6,7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	1	1	3
A	4	5	1	6

$\therefore f = \bar{A}\bar{B} + AB$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	0	1	0	0
A	0	0	1	0

$f = (\bar{A} + B) \cdot (\bar{A} + B)$

$= A\bar{A} + AB + \bar{A}B + B\bar{B}$

$= \bar{A}B + AB$

## 5 Variable K-Map

		A		$\bar{A}\bar{D}\bar{E}$	
		$\bar{D}\bar{E}$	$\bar{D}E$	$D\bar{E}$	$DE$
$\bar{B}\bar{C}$		1	1	1	1
$\bar{B}C$		4	5	7	6
$B\bar{C}$		12	13	15	14
$BC$		8	9	11	10
$\bar{A}\bar{B}\bar{D}\bar{E}$		$\bar{B}C\bar{E}$			

		A		$A\bar{D}\bar{E}$	
		$\bar{D}\bar{E}$	$\bar{D}E$	$D\bar{E}$	$DE$
$\bar{B}\bar{C}$		1	1	1	1
$\bar{B}C$		16	17	19	18
$B\bar{C}$		20	21	23	22
$BC$		28	29	31	30
$\bar{A}\bar{B}\bar{D}\bar{E}$		$\bar{B}C\bar{E}$			

- \* Grouping possible only if there is one variable change  $\bar{A}\bar{D}\bar{E}$  and  $A\bar{D}\bar{E}$  (two variable change)

## Implementation of Boolean Expressions

### Case 1: By NAND gates

All the terms should be product term. To get this, do the double complementation at every + operator.


(जहाँ जहाँ '+' है, वहाँ दो OR OR करो)

### Case 2: By NOR gates

All the terms should be sum term. To get this, do the double complementation at every + operator.


(जहाँ जहाँ '+' है, वहाँ दो OR OR करो)

### NAND



$$f = \overline{\overline{A}B + C \cdot D}$$

$$= \overline{\overline{A} \cdot B \cdot \overline{C} \cdot \overline{D}}$$




$$f = (\overline{A} + B) \cdot (\overline{C} + D) \text{ POS}$$

$$f = (\overline{\overline{A} + B}) \cdot (\overline{\overline{C} + D})$$


$$= \overline{\overline{A} \cdot B} \cdot \overline{\overline{C} \cdot D}$$

$$f = \overline{A \cdot B} \cdot \overline{C \cdot D}$$




### NOR

$$f = (\overline{A} + B) \cdot (C + \overline{D})$$



$$f = \overline{(\overline{A} + B) \cdot (C + \overline{D})}$$

$$f = (\overline{A} + B) + (\overline{C} + \overline{D})$$




$$f = \overline{A} \cdot B + \overline{C} \cdot D$$

$$f = \overline{\overline{A} \cdot B} + \overline{\overline{C} \cdot D}$$

$$f = -(\overline{\overline{A} + B}) + (\overline{\overline{C} + D})$$

$$f = (\overline{A} + \overline{B}) + (\overline{C} + \overline{D})$$



\* When NOT gate not given  
use NAND gate for NOT operation.

## Mc-Clusky

Step 1: Consider the circuit in the form of SOP.

Step 2: Form different groups depending on no. of 1's in the K-map.

Step 3: Compare the successive groups until we get one literal change.

Step 4: Repeat the above process until we get all different groups (stated)

Ex  $f = \Sigma m(0, 1, 3, 7, 8, 9, 11, 14, 15)$

Amplicates

Group	Minterm	Variable ABCD
0	0	0 0 0 0
1	1	0 0 0 1
	8	1 0 0 0
	3	0 0 1 1
2	9	1 0 0 1
	7	0 1 1 1
3	11	1 0 1 1
	14	1 1 1 0
4	15	1 1 1 1

Pairs

Group	Minterm	Variable ABCD
0	2, 7	0 0 0 -
	0, 8	- 0 0 0
1	1, 3	0 0 - 1
	1, 9	- 0 0 1
	8, 9	1 0 0 -
2	3, 7	0 - 1 1
	3, 11	- 0 1 1
	9, 11	1 0 - 1
3	7, 15	- 1 1 1
	11, 15	1 - 1 1
	14, 15	1 1 1 -

↓ ABC

Quads

Group	Minterm	Variable ABCD
0	0, 1, 8, 9	- 0 0 -
	0, 8, 1, 9	- 0 0 -
1	1, 3, 9, 11	- 0 - 1
	1, 9, 3, 11	- 0 - 1
2	3, 7, 11, 15	- - 1 1
	3, 11, 7, 15	- - 1 1

BC

BD

CD

$$f = \bar{B}\bar{C} + \underline{\bar{B}D} + CD + ABC$$

↓  
Redundant

	0	1	3	7	8	9	11	14	15
E.P.I.	$\bar{B}\bar{C}$	⊗ X			⊗ X				
R.P.I.	$\bar{B}D$		X	X		X	X		
S.P.I.	$CD$		X	⊗		X		X	
E.P.I.	$ABC$						⊗ X		

	$\bar{B}\bar{C}$	$CD$		
$\bar{A}\bar{B}$	1	1	1	2
$\bar{A}B$	4	5	7	6
$A\bar{B}$	12	13	15	14
$A\bar{B}$	8	9	11	10

$\underline{BD}$   
X  
Redundant

SOP and SSOP

$$f = \bar{A}BC + \bar{A}\bar{B} + BC$$

$$f = \bar{A}BC + \bar{A}\bar{B} (C + \bar{C}) + (\bar{A} + \bar{A})BC$$

$$= \underline{\bar{A}BC} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \underline{\bar{A}BC}$$

$$f = \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	1	1	2
$A$	4	5	7	6

Ex:  $f = \bar{A}BD + BC + D$

$\bar{A}\bar{B}$	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$	
$\bar{A}B$	0	1	1	3	2
$A\bar{B}$	4	1	5	1	7
$AB$	12	1	13	15	14
$A\bar{B}$	8	1	9	11	10

Pg-40 Problems.

Section-1: Boolean Operations and Expressions

1)  $f = A + B + C + D$

2)  $f = ABCDE$

3)  $f = \bar{A} + \bar{B} + \bar{C}$

4) (a)  $0+0+1=1$       (b)  $1+1+1=1$       (c)  $1 \cdot 0 \cdot 0 = 0$

(d)  $1 \cdot 1 \cdot 1 = 1$       (e)  $1 \cdot 0 \cdot 1 = 0$       (f)  $1 \cdot 1 + 0 \cdot 1 \cdot 1 = 1+0=1$

5) ~~eg~~ product term = 1 , sum term = 0

(a)  $AB=1$

(b)  $\bar{A}\bar{B}C=1$

for  $A=1, B=1$

for  $A=1, B=0, C=1$

(c)  $A+B=0$

(d)  $\bar{A}+\bar{B}+\bar{C}=0$

for  $A=0, B=0$

for  $A=1, B=0, C=1$

(e)  $\bar{A}+\bar{B}+C=0$

(f)  $\bar{A}+B=0$

for  $A=1, B=1, C=0$

for  $A=1, B=0$

(g)  $A\bar{B}\bar{C}=1$

for  $A=1, B=0, C=0$

$$6) (a) X = (A+B)C + B$$

A	B	C	$(A+B)$	$(A+B)C$	$X = (A+B)C + B$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	1	1

$$(b) X = (\overline{A+B})C$$

A	B	C	$(\overline{A+B})$	$X = (\overline{A+B})C$
0	0	0	1	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

$$(c) X = A\bar{B}C + AB$$

A	B	C	$A\bar{B}C$	$AB$	X
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	1	1
1	1	1	0	1	1

$$(d) X = (A+B)(\bar{A}+B)$$

A	B	$(A+B)$	$(\bar{A}+B)$	X
0	0	0	1	0
0	1	1	1	1
1	0	1	0	0
1	1	1	1	1

$$(e) X = (A+BC)(\bar{B}+\bar{C})$$

A	B	C	$A+BC$	$\bar{B}+\bar{C}$	X
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	0	0

## Section - 2 Laws and Rules of Boolean Algebra

$\Rightarrow (a) A\bar{B} + CD + A\bar{C}D + B = B + A\bar{B} + A\bar{C}D + CD$

Commutative law

(b)  $A\bar{B}\bar{C}D + \bar{A}\bar{B}C = D\bar{C}BA + \bar{C}BA$

Commutative law

(c)  $AB(CD + EF + GH) = ABCD + ABEF + ABGH$

Distributive law

$\Rightarrow (d)$  a)  $\overline{\overline{AB+CD}} + \overline{EF} = AB + CD + \overline{EF}$

By rule  $\overline{\overline{A}} = A$

b)  $A\bar{A}B + A\bar{B}\bar{C} + A\bar{B}\bar{B} = A\bar{B}\bar{C}$

$\therefore A\bar{A} = 0 \quad \therefore 0 + A + A\bar{B}\bar{C} = A\bar{B}\bar{C}$

c)  $A(BC + \bar{B}C) + AC = A(BC) + AC$

$\therefore A + A = A$

$\therefore A(BC) + AC$

d)  $AB(C + \bar{C}) + AC = AB + AC$

$\therefore C + \bar{C} = 1$

$\therefore \underline{AB + AC}$

e)  $A\bar{B} + \bar{A}\bar{B}C = A\bar{B}$

$\therefore A + AB = A$

$\therefore \underline{A\bar{B} + \bar{A}\bar{B}C = A\bar{B}}$

f)  $ABC + \bar{A}\bar{B} + \overline{ABC}D = ABC + \bar{A}\bar{B} + D$

$\therefore A + \bar{A}B = A + B$  (1<sup>st</sup> & 3<sup>rd</sup> term)

### Section-3 DeMorgan's Theorems

$$9) (a) \overline{A+B} = \overline{A} \cdot \overline{B} = \overline{A \cdot B}$$

$$(b) \overline{AB} = \overline{\overline{A} + \overline{B}} = A + B$$

$$(c) \overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C} = \overline{ABC}$$

$$(d) \overline{ABC} = \overline{\overline{A} + \overline{B} + \overline{C}}$$

$$(e) \overline{A(B+C)} = \overline{A} + (\overline{B+C}) = \overline{A} + (\overline{B} \cdot \overline{C})$$

$$(f) \overline{AB} + \overline{CD} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$

$$(g) \overline{AB+CD} = (\overline{AB}) \cdot (\overline{CD}) = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$$

$$(h) (\overline{A+B})(\overline{C+D}) = (\overline{A+B}) + (\overline{C+D}) = (\overline{A} \cdot B) + (C \cdot \overline{D})$$

10)

$$(a) \overline{AB(C+D)} = (\overline{AB}) + (\overline{C+D}) = (\overline{A} + B) + (\overline{C} + \overline{D}) (\overline{C} \cdot \overline{D})$$

$$(b) \overline{AB(CD+EF)} = \overline{AB} + (\overline{CD+EF}) = \overline{AB} + \overline{CD} \cdot \overline{EF} = \overline{A} + \overline{B} + (\overline{CD})(\overline{EF})$$

$$(c) (\overline{A+B+C+D}) + \overline{AB\overline{CD}} = (\overline{A} \cdot B \cdot \overline{C} \cdot D) + (\overline{A} + \overline{B} + \overline{C} + \overline{D})$$

$$(d) (\overline{A+B+C+D})(\overline{AB\overline{CD}}) = (\overline{A} + \overline{B} + \overline{C} + \overline{D}) + (\overline{A}\overline{B}\overline{C}\overline{D}) \\ = (\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}) + (\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}) =$$

$$(e) \overline{AB(CD+\overline{EF})(\overline{AB}+\overline{CD})} = (\overline{AB}) + (\overline{CD+\overline{EF}}) + (\overline{AB} + \overline{CD}) \\ = \overline{AB} + (\overline{CD} \cdot \overline{EF}) + (\overline{AB} \cdot \overline{CD}) \\ = AB + \overline{[CD \cdot (E+F)]} + (AB\overline{CD})$$

$$(d) (\overline{A+B+C+D})(\overline{AB\overline{CD}}) = (\overline{A}\overline{B}\overline{C}\overline{D})(\overline{A} + \overline{B} + \overline{C} + \overline{D})$$


## SEQUENTIAL CIRCUITS

- \* Logic gates with feedback connections known as sequential circuits.
- \* In this, the present output not only depends on the present input, it also depends on past output.


Ex: Latches

- \* Latches are two types:-



1) NAND Gate Latch (Active Low)



2) NOR Gate Latch (Active High)



Operation of S-R flip flop (Active low)



### Case 1: $S=1, R=1$

If initially,  $Q=0$ , then the feedback inputs will be  $x=1$  and  $y=0$ , then the next state will be  $Q^+=0$ .

If initially  $Q=1$ ,

then the feedback inputs will be  $x=0, y=1$  then the next state will be  $Q^+=1$ .

So, by the observation we can say that when  $S=1, R=1$  we get  $Q^+ = \text{No change (NC)}$ .

### Case 2: $S=1, R=0$

If initially if  $Q=0$ , then the feedback inputs will be  $x=1, y=0$  then the next state will be  $Q^+=0$ .

If initially if  $Q=1$ ,

then the feedback inputs will be  $x=0$  and  $y=1$ , then we get  $Q=\bar{Q}=1$  only which is an intermediate state, it is not the stable state. Feedback inputs should be operated until we get the stable state. By the observation, we can say that when  $S=1, R=0$  we get  $Q^+=0$ , the reset state.

### Case 3: $S=0, R=1$

In the same above manner, the procedure should be conducted for initially  $Q=0$  and initially  $Q=1$ .

By the observation, we get when  $S=0, R=1, Q^+=1$  the set condition.

### Case 4: $S=0, R=0$


In this case we get  $Q^+=\bar{Q}^+=1$  only which is an unused state also known as don't care condition.

NOTE: \* The S-R latch can be controlled by using a switch known as Gated S-R Latch.

\* The controlling can also be done by using clock generator known as clocked S-R flip flop.


### Active Low

CLK	S	R	$Q^+$
1	1	1	NC
1	0	0	0 Reset
0	1	1	Set
0	0	0	X Don't Care



### Active High

CLK	S	R	$Q^+$
0	0	0	NC
1	0	1	Set
0	1	0	Reset
1	1	1	X Don't Care



### J-K Flip Flop


The modification of S-R flip flop with external feedback connections is known as J-K flip flop.

When  $J=1, K=1$  and clock pulse is applied, by the observations we can say that  $Q^+ = \bar{Q}$ , toggle condition



Note: \* Internal feedback should be operated until we get stable output.

\* External feedbacks should be operated only one time for a single clock pulse.


$CLK$	$J$	$K$	$Q^T$
$\Sigma L$	0	0	NC
$\Sigma L$	1	0	1 Set
$\Sigma L$	0	1	0 Reset
$\Sigma L$	1	1	$\bar{Q}$ Toggle



### D-Flip Flop



### T-Flip Flop



$CLK$	$T$	$Q^T$
$\Sigma L$	0	$Q$ NC
$\Sigma L$	1	$\bar{Q}$ Toggle

## Characteristic Equations of Flip Flop

J-K flip flop	Q	J	K	$Q^+$
0 0 0	0	0	0	NC
0 0 1	0	0	1	Reset
0 1 0	1	1	0	Set
0 1 1	1	1	1	Toggle
1 0 0	1			
1 0 1	0			
1 1 0	1			
1 1 1	0			

$\bar{Q}$	$J'K'$	$J'K$	$JK$	$JK'$
0	0	1	X	1
1	1	0	X	0

$$Q^+ = JQ' + K'Q$$

## S-R flip flop

$\bar{Q}$	S	R	$Q^+$
0 0 0	0	0	NC
0 0 1	0	1	Reset
0 1 0	1	0	Set
0 1 1	X	X	Don't Care
1 0 0	1		
1 0 1	0		
1 1 0	1		
1 1 1	X		

$\bar{Q}$	$S'R'$	$S'R$	$SR$	$SR'$
0	0	1	X	1
1	1	0	X	0

$$Q^+ = S + R'Q$$

## D flip flop

$\bar{Q}$	D	$Q^+$
0	0	0
0	1	1
1	0	0
1	1	1

$\bar{Q}$	D'	D
0	1	1

$$Q^+ = D$$

## T flip flop

$\bar{Q}$	T	$Q^+$
0	0	0
0	1	1
1	0	1
1	1	0

$\bar{Q}$	T'	T
0	1	1

$$Q^+ = T'Q + TQ'$$

$$Q^+ = T \oplus Q$$

## Excitation Tables

$Q$	$Q^+$	$J$	$K$
0	0	0	X ↑
0	1	1	X
1	0	X	0
1	1	X	0

$Q$	$Q^+$	$S$	$R$
0	0	0	X ↑
0	1	1	0
1	0	0	1
1	1	X	0

$Q$	$Q^+$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

$Q$	$Q^+$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

## Designing of flip flops

$Q$	$M$	$N$	$Q^+$	$J$	$K$
0	0	0	1	1	X
0	0	1	0	0	X
0	1	0	X	X	X
0	1	1	1	1	X
1	0	0	0	X	1
1	0	1	0	X	1
1	1	0	0	X	1
1	1	1	X	X	X



$Q$	$Q^+$	$JK$
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0

	$M'N'$	$M'N$	$MN'$	$MN$
$\bar{Q}$	0	1	1	X
$Q$	X	1	1	X

$J = M + N'$

	$M'N'$	$M'N$	$MN'$	$MN$
$\bar{Q}$	X	1	X	X
$Q$	1	1	X	1

$K=1$



$Q_i$	J	K	$\bar{Q}^+$	S	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

$Q_i$	$\bar{Q}^+$	S	R
0	0	0	X
0	0	1	0
0	1	0	1
1	1	1	0

$A'$	$B'$	$A'B$	$AB$
0	0	1	1
0	1	0	0

$\bar{Q}$	0	1	2
0	X	1	1

$\bar{Q}$	3	4	5	6
0	X	1	1	1

$A'$	$B'$	$A'B$	$AB$
0	0	1	1
0	1	0	0

$\bar{Q}$	0	1	2
0	X	1	1

$\bar{Q}$	3	4	5	6
0	X	1	1	1

$$\cancel{\bar{Q}M}$$


$$S = \bar{A}\bar{Q}$$

$J\bar{Q}$

$$R = B\bar{Q}$$

$K\bar{Q}$

A	B	$\bar{Q}^+$
0	0	NC
0	1	Reset
1	0	Set
1	1	$\bar{Q}$ Toggle



$\Rightarrow (SR) \rightarrow JK$		$(JK) \rightarrow SR$	$T \rightarrow JK$	$D \rightarrow SR$
<del>JK</del>	<del>SR</del>	T	T	JK
<del>SR</del>	<del>JK</del>	D	SR	T


## Race around Problem

When  $J=1, K=1$  and clock pulse is applied, we get time ~~input clock~~ repetition at the output. If the output occurrence is a repetition of toggle for a single clock pulse at the inputs known as Race around problem.



### Methods to avoid Race around problem

- 1) Reducing the pulse width
- 2) By using the edge triggering.
- 3) By using Master-Slave J-K flip flop.

- Note: - Edge triggering is of two types:
- 1) Positive edge triggering (Leading edge triggering)
  - 2) Rising edge triggering
  - 3) Negative edge triggering (Trailing edge triggering)
  - 4) Falling edge triggering




### Edge Triggering




(a)

(b)

Given



## Pulse Triggering




## Binary Shift Register

Flip flops connected in the cascaded manner.

$$A \rightarrow \underline{\underline{1}} \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{0}}$$

- 1) Keep I/P.
- 2) Apply S<sub>L</sub>
- 3) Check O/p



## Type of Shift Register

SISO (Serial Input Serial Output)  $\Rightarrow n$  and  $(n-1)$

SIPO (Serial Input Parallel Output)  $\Rightarrow n$  and 0

PISO (Parallel Input Serial Output)  $\Rightarrow 1$  and  $(n-1)$

PIPO (Parallel Input Parallel Output)  $\Rightarrow 1$  and 0

## Application of Shift Register

① Used for Temporary data storage.

$$\begin{aligned} \text{Time Delay}(\Delta t) &= N \cdot T_c \\ &= N \cdot \frac{1}{f_c} \end{aligned}$$

$T_c \rightarrow$  clock period ;  $N \rightarrow$  No. of bit

② These are used for data conversion.

SIPO converts serial form of data into parallel form.

PISO converts parallel form of data into serial form.

③ It performs Arithmetic operations.


Left shift Register is the multiplication by 2 circuit.

Right shift Register is the division by 2 circuit (error i.e.

0.5 for odd numbers).

④ Shift Registers are used to design Ring counter.

Q After 3 pulses O/P = ?



CLK	1	0	1	1
1	1	1	0	1
2	0	1	1	0
3	0	0	1	1

## Counters

It counts the number of clock pulses applied to it.  
Counters are of two types:

1) Synchronous counters (Parallel counters)


2) Asynchronous Counters (Ripple counters)

NOTE:- Ring counters are special category of synchronous counters.

Ring counters are of two types:


1) Johnson's Ring counter (or) Twisted Ring Counter:

Feedback is given with the complementary output of last flip flop.




CK	QA	QB	QC	QD	→
0	1	0	0	0	→ 8
1					→ 12
2	1	1	1	0	→ 14
3	1	1	1	1	→ 15
4	0	1	1	1	→ 7 mod 8
5	0	0	1	1	→ 3
6	0	0	0	1	→ 1
7	0	0	0	0	→ 0
8	1	0	0	0	X

$n \rightarrow 2^n$  → possible states  
→ clk pulses



Q What are the used state and unused states of the Johnson's Ring Counter? What will be the next state for the unused states? Check whether it is a self corrected counter or not?

Sol:- used States :-



un used states :-

2, 4, 5, 6, 9, 10, 11, 13


unused                    next state

2	→	9
4	→	10
5	→	2
6	→	11
9	→	4
10	→	13
11	→	5
13	→	6
	↓	


Note:- By observing the next state of unused states, we can say that it is not a self corrected counter, it is a lock out condition.

## 2) Ordinary Ring Counter

Feedback is given from the un-complementary output of last flip flop.



clk  
0th




clk	$Q_A$	$Q_B$	$Q_C$	$Q_D$
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0


mod 4

$n \rightarrow n$  → possible states  
clk pulses

## Self Started Ring Counter



clk	$Q_A$	$Q_B$	$Q_C$	$Q_D$
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1



Johnson's Counter also known as

- 1) Creeping Counter
- 2) Walking Counter
- 3) Mobile Counter
- 4) Switch Tail Counter


Unused States }      Johnson's Counter  $\Rightarrow 2^n - 2n$   
 }      Ordinary Counter  $\Rightarrow 2^n - n$

### Asynchronous Inputs

Pre (Preset)


	Pre	clr	$Q^+$		Pre	clr	$Q^+$
J	0	0	f.f		1	1	f.f
K	0	1	0		1	0	0
	1	0	1		0	1	1
Cls	1	1	x don't care		0	0	x don't care

(-ve) Triggering





## Asynchronous Counters




(Ripple)



Flip flops are not triggered simultaneously.

NOTE: In the case of asynchronous counter, the triggering should be continued upto its possible extend. If the triggering was stopped at any flip flop then the remaining flip flop states should be written as it is.










clk	$Q_A$	$Q_B$
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0

mod 4

(-ve) trigg & up connected so  
Up Counter



## Designing of Asynchronous Mod Counter

# Mod 13 (using right trigger)  $1101 \rightarrow \text{Mod } 13$

00000 R

00011

01000 21

3

4

5

6

7

8

9

10

11

12

13

14


15

16

17

18

1101




right trigger -  
right code  
left trigger -  
reverse code

#  ~~$1101 \rightarrow \text{Mod } 13$~~

$\downarrow$  (reverse)


$1011 \rightarrow \text{Mod } 11$  using left trigger



A	B	C	D	AB	CD
0	0	0	0	00	00
0	0	0	1	00	01
0	0	1	0	00	10
0	0	1	1	00	11
0	1	0	0	01	00
0	1	0	1	01	01
0	1	1	0	01	10
0	1	1	1	01	11
1	0	0	0	10	00
1	0	0	1	10	01
1	0	1	0	10	10
1	0	1	1	10	11
1	1	0	0	11	00
1	1	0	1	11	01
1	1	1	0	11	10
1	1	1	1	11	11


$1101 \Rightarrow \text{Mod } 13$  using left trigger

$\downarrow$   
1011



### Shortcut

NAND	$Q$	$\bar{Q}$
NOR	$\bar{Q}$	$Q$
AND	$Q$	$\bar{Q}$
OR	$\bar{Q}$	$Q$



## Procedure to find Mod Value for Asynchronous Counter

### Case 1: For Up Counter :-

Step 1:- Keep 1's at those flip flops which are having connections to the logic gate. (other flip flop should be kept zero).

Step 2:- Check whether right triggered or left triggered.


NOTE :- Right triggering  $\rightarrow$  Right code (1<sup>T</sup>)  
 Left triggering  $\rightarrow$  Reverse code (for Mod Value) (1<sup>R</sup>)

### Case 2: For Down Counter

Step 1:- Keep the 1's at those position from which logic gate is having connection (other position should be kept as zero).

Step 2:- Check whether it is right triggered or left triggered.

NOTE:- Right triggered - right code value  
 Left triggered - left code value should be subtracted from the maximum state for the mod value (otherwise 1's complement).



$$(101) \rightarrow 5$$

1's compliment Mod 5


0 10

$$7 - 5 = 2$$

Mod 2

Mod 2

## Asynchronous Up/Down Counter



Control

1 → Up Counter

0 → Down Counter

## Synchronous Counters

- AB C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0


1 1 1 1

0 0 0 0

$n \rightarrow 2^n$

possible states  
clk pulses

### asynchronous Series Carry Up Counter



## Synchronous Series Down Counter

A B C D

1 1 1 1

1 1 1 0

1 1 0 1

1 0 1 0

0 1 1 1

0 1 1 0

0 1 0 1


0 1 0 0

0 0 1 1

0 0 1 0

0 0 0 1

0 0 0 0



### Time Delay

First two flip flop never require logic gate.

Synch (series carry)  $\Rightarrow t_p + (N-2)t_g$

$t_g \rightarrow$  time delay of logic gate

# Synchronous Counter Designs

(Sequence Generator)

State diagram

4

Next Table

7

Excitation

1

K-Map

5

Boolean Exp.


2

Design

3

6

State Diagram



Present State	next state	$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$	$J_0$	$K_0$	$J_1$	$K_1$	$J_2$	$K_2$
1 0 0	1 1 1	1	1	1	1	1	1	1	X	1	X		
1 1 1	0 0 1	1	0	0	0	0	0	X	0	X	1		
0 0 1	1 0 1	0	1	0	0	1	0	X	0	0	X		
1 0 1	0 1 0	0	1	0	0	1	0	X	1	1	X		
0 1 0	0 0 0	0	0	0	0	0	0	0	X	X	1		
0 0 0	0 1 1	0	1	1	0	1	1	1	X	1	X		
0 1 1	1 1 0	1	1	0	1	1	0	X	1	X	0		
1 1 0	1 0 0	1	0	0	1	0	0	0	X	X	1		


$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
1	X	X	2
4	X	X	6

$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
X	0	1	3
X	1	3	5

$$J_0 = \bar{Q}_1$$

$$K_0 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$

$$K_0 = Q_1 \oplus Q_2$$



$\bar{Q}_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$Q_1 Q_0$
1	1	X <sub>3</sub>	X <sub>2</sub>
1	0	X <sub>1</sub>	X <sub>0</sub>

$$J_1 = \bar{Q}_0 + Q_2$$

Pg 56

Q. 13.

current state		next state		T <sub>1</sub>	T <sub>2</sub>	$Q_1 Q_0^+$	T
0	0 0	1	0	0	1	0 0	0
2	1 0	1	1	1	0	0 1	1
3	1 1	0	1	0	1	1 0	1
1	0 1	0	0	1	0	1 1	0

$\bar{Q}_1$	$Q_1$
0	0
1	1

$\bar{Q}_1$	$Q_1$
0	0
1	1

$$T_1 = Q_1 \bar{Q}_2 + Q_2 \bar{Q}_1$$

$$T_1 = Q_1 \oplus Q_2$$


$$T_2 = Q_1 Q_2 + \bar{Q}_1 \bar{Q}_2$$

$$T_2 = Q_1 \bar{Q}_2$$

## Procedure to find Mod Value for Synchronous Counter

- Step 1: Keep the inputs and outputs in the form of table.
- Step 2: Write the corresponding input connections.
- Step 3: Keep some default state and make a horizontal line.

Ex:-



CLK	$\bar{Q}_0$	$\bar{Q}_1$	$\bar{Q}_1$	$J$	$\bar{Q}_1$	$\bar{Q}_0$
CLK	$J_1$	$K_1$	$J_0$	$K_0$	$Q_1$	$Q_0$
0					0	0
1	1	1	1	1	1	1
2	0	0	0	1	1	0
3	1	1	0	1	0	0

mod(3)

$$Q_1, Q_0 \Rightarrow 00, 11, 10, 00$$

(02)

$$11, 10, 00, 11$$

$$Q_0, Q_1 \Rightarrow 00, 11, 01, 00$$

$$4Q_0 + 2Q_1 = ?$$

$$4(0) + 2(0) = 0$$

$$4(1) + 2(1) = 6$$

$$4(0) + 2(1) = 2$$

$$\Rightarrow 0, 6, 2 \dots$$




Q56

CLK	1	1	$Q_A$	1	1	$\bar{Q}_A$	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$	$Q_A$	$Q_B$	$Q_C$
0													1	1	0
1															$mod\ 2$
2													1	1	0 X

Q

### Synchronous Up/Down Counter



$\Rightarrow$  missing  
 $2 \cdot 10 \rightarrow 2$   
 $2 \cdot 10 \rightarrow 6$

Up ( $Y=0$ )

Y	Present State		Next State		$J_0$	$K_0$	$J_1$	$K_1$	Y	Present State		Next State		$J_0$	$K_0$	$J_1$	$K_1$
	$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$						$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$				
0	0	0	0	1	1	X	0	X	1	1	1	0	1	0	1	X	1
0	0	1	1	1	X	0	1	X	1	0	1	0	0	X	1	0	X
0	1	1	0	0	X	1	X	1	1	0	0	1	1	1	X	1	>

$\bar{Q}_1 Q_0, \bar{Q}_1 Q_0, Q_1 Q_0, Q_1 \bar{Q}_0$

Y	1	X	X	X
Y	1	4	X	X

$\bar{Q}_1 \bar{Q}_0, \bar{Q}_1 Q_0, Q_1 \bar{Q}_0, Q_1 Q_0$

Y	X	0	1	X
Y	X	1	0	X


$$J_0 = 1$$

$$K_0 = \bar{Y} Q_1 + Y \bar{Q}_1$$

$$K_0 = Y \oplus Q_1$$

Y	0	1	2	3
Y	4	5	7	6

Y	0	1	2	3
Y	0	1	2	3



### Lock Out Condition

- \* When counter went to unwanted state by voltage fluctuation and if it is able to come back to the wanted sequence after one or more clock pulses then it is known as self corrected Counter.
- \* If it is not able to come back to the wanted state after any clock pulses it is known as not self corrected counter treated as lock out condition.

### Method to avoid lock out condition


Design additional combinational circuit whose output is connected to proper preset and clr circuit to get the desired wanted state.

<u>Wanted</u>	<u>Unwanted</u>
0	1
3	2
5	4
6	7

$$T_0 = \bar{Q}_1$$


$$T_1 = 1$$

$$T_2 = Q_1$$




clk	$Q_1$	1	$\bar{Q}_4$	$Q_2 \quad Q_1 \quad Q_0$
T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>		
0				1 0 0 → 4
1	0	1	1	1 - 1 1 → 7
2	1	1	0	0 0 1 → 1
3	0	1	1	0 1 0 → 2
4	1	1	0	1 0 0 → 4

Not Self corrected  
lock out condition



$$f = Q_2 \oplus Q_1 \oplus Q_0$$



## State Reduction Method

Step 1: Draw the state diagram for the given circuit.

Step 2

State Diagram: - It is a graphical representation of a circuit having the parameters, present state, input, next state, output.

$x/y$  denotes  $x$  is input,  $y$  is output


Step 2: Draw the state table for the state diagram.

Step 3: Identify the equivalent states.

Equivalent states: Two states are said to be equivalent if their next states and output are equal.

Step 4: When two states are equivalent, one of the states should be eliminated.

Step 5: Repeat the above process until we get all different states.



Present State	next state $x=0$ $x=1$		output $y$ $x=0$ $x=1$	
0 0	0 1	1 1	0	0
0 1	1 0	0 0	1	0
1 0	0 1	1 1	0	0
1 1	0 0	1 0	1	0

Kg 5

4) Present state | next state  
 $x=0$      $x=1$  | Output Y  
 $x=0$      $x=1$

Present state	$x=0$	$x=1$	Output Y $x=0$	Output Y $x=1$
a	c	b	0	0
b	d	c	0	0
c	e	d	1	1
d	f	e	1	0
e	g	f	0	1
f	g	a	1	0
g	f	a	0	1

*5 states*

$d=f$   
 $e=g$

33) Present state | next state  
 $x=0$      $x=1$  | output Y  
 $x=0$      $x=1$

Present state	$x=0$	$x=1$	output Y $x=0$	output Y $x=1$
a	c	b	0	0
b	d	c	0	0
c	e	d	1	1
d	e	f	1	0
e	f	a	0	0
f	g	f	1	1
g	f	a	0	1

7 states


State Reduction methods are of two types:

Mealy Method

1) Mealy Method :- The present output depends on present state and present input.

The above discussed examples are Mealy Method only.





2) Moore Method :- In this method, the output depends only on present state.




State Diagram of flip flop

$0 \rightarrow A$

$1 \rightarrow B$




## COMBINATIONAL CIRCUITS



### Half Adder

x	y	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{sum} = \bar{x}y + xy$$




### Half Subtractor

x	y	Borrow	Diff
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$\text{diff} = x \oplus y$$

$$\text{borrow} = \bar{x}y$$




### Full Adder

x	y	z	carry	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\text{Sum} = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz$$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	1	3	12
$x$	1	1	1	1
	4	5	7	6


$$\text{Sum}' = x \oplus y \oplus z$$



$$\text{Carry} = \bar{x}\bar{y}z + \bar{x}yz + xyz + xy\bar{z}$$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	0	1	1	2
$x$	1	1	1	1
	1	1	1	1

$$\text{Carry} = xy + xz + yz$$



### full subtractor

$x$	$y$	$z$	Borrow	Diff
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



$$\text{Diff} = x \oplus y \oplus z$$

$$\text{Borrow} = \bar{x}\bar{y}z + \bar{x}yz + \bar{x}y\bar{z} + xy\bar{z}$$

	$\bar{y}z$	$\bar{y}z$	$yz$	$y\bar{z}$
$\bar{x}$	1	1	1	1
$x$				

$$\text{Borrow} = \bar{x}y + \bar{x}z + yz$$

## D<sub>2</sub>Coder




## Half Adder


	A	B	Carry	Sum
0	0	0	0	0
1	0	1	0	1
2	1	0	0	1
3	1	1	1	0

$$\text{Sum} = \Sigma m(1, 2)$$

$$\text{Carry} = \Sigma m(3)$$



### Full Adder




$$\text{Sum} = \Sigma m(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$

### Full Adder

$$\text{Sum} = \Sigma m(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$




### DeMux (One to Many)


Decoder with enable input is Demux.

Ex: Telephone exchange

- with so many channels.



## Full Adder



$$f = \Sigma m(2, 3, 7)$$

	$\bar{B}C$	$\bar{B}C$	$BC$	$BC$
$\bar{A}$	0	1	1	0
$A$	4	5	7	6



$$f = E_g$$

$$= D[\bar{A}B + BC]$$

NAND Gate  
equiv:- Bubbled  
OR Gate

## Multiplexer

- It is many to one circuit.
- It is a data selector.
- It is a parallel - serial converter.
- It is a waveform generator.




$$f = \bar{A}\bar{B}(I_0) + \bar{A}B(I_1) + A\bar{B}(I_2) + AB(I_3)$$

## Designing by using Mux's

$$\textcircled{1} \quad f = \sum m(1, 2, 4, 5)$$

\textcircled{1.1} +Vcc logic '1'




	A	B	C	f
$\bar{A}$	0	0	0	0
	1	0	0	1
$\bar{A}\bar{B}$	0	1	0	1
	3	0	1	0
$\bar{A}B$	1	0	0	1
	5	1	0	1
A	1	1	0	0
	7	1	1	0

$I_0 = \bar{B}C + B\bar{C}$   
 $= B \oplus C$

$I_1 = \bar{B}\bar{C}$   
 $I_2 = \bar{B}C + B\bar{C}$   
 $= B$


\textcircled{2.1}

MSB i/p



\textcircled{2.2}

LSB i/p



	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

(3) I/P select MSB (Horizontal La-La-La-La)

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
A	0	①	②	3
A	④	⑤	6	7

A | I A | 0

I/P LSB

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
C	a	③	④	6
C	①	3	⑤	7

(Vertical La-La)

Designing by using (2x1) Mux



(4) C A B f

C	0	0	0	0
	0	0	1	1
C	0	1	0	1
	0	1	1	0
C	1	0	0	1
	1	0	1	0
C	1	1	0	1
	1	1	1	0

$$I_0 = A \oplus B$$

$$I_1 = \bar{B}$$

(4.1)



(5) Select MSB (vertical La-La)

	I <sub>0</sub>	I <sub>1</sub>
$\bar{B}C$	0	④
$\bar{B}C$	①	⑤
$B\bar{C}$	②	6
$BC$	3	7

$$\begin{aligned} BC + \bar{B}\bar{C} &= \bar{B} \oplus C \\ &= B \oplus C = \bar{B} \end{aligned}$$

↑ (MSB) Select line


(6) select LSB (Horizontal La-La-La-La)

	I <sub>0</sub>	I <sub>1</sub>
$\bar{A}\bar{B}$	0	①
$\bar{A}B$	②	3
$A\bar{B}$	④	⑤
$AB$	6	7

A  $\oplus$  B

↑ (LSB)

Select line




Pg 49  
12

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{Z}$	0	2	4	6
$Z$	1	3	5	7


LSB Method

### Logic gates by Mux's

1) Buffer



2) NOT




③ AND

	AB		$f = A \cdot B$
	A	B	
0	0	0	0
1	0	1	0
2	1	0	0
3	1	1	1

$$f = \sum m(3)$$

	$I_0$	$I_1$
$\bar{A}$	0	1
A	2	3




④ Ex-OR

	A	B	$f = A \oplus B$
	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$f = \sum m(1, 2)$$

	$I_0$	$I_1$
$\bar{A}$	0	1
A	2	3



Shortcut :- No. of (2x1) Mux required to design logic gate

(2x1) Mux

NOT 1

AND 1

OR 1

Ex-OR 2

Ex-NOR 2

NAND 2

NOR 2

# ② (Half Adder) → No. of Mux's

Sum → Ex-OR → 2

Carry → AND → 1

3 Mux Required.


## Encoder

$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$y_2$	$y_1$	$y_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$


$$Y_2 = I_4 + I_5 + I_6 + I_7$$



(8X3)

Octal to binary Code Encoder


## Priority Encoder



$I_3$	$I_2$	$I_1$	$I_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

$$I_0 = I_1 \cdot I_2' \cdot I_3' + I_3$$


$$Y_3 = \frac{I_2}{2} \cdot I_3' + I_3$$



4x2

## Higher Order Circuits designing by Lower Order Circuits

4x16 : by using  $2 \times 4$



No. of Decoder = 5  
No. of Enable = 4  
Decoder

Shortcut: No. of  $2 \times 4$  required for  $4 \times 16$  is

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$


Total  $2 \times 4$  ~~Req.~~ Required =  $4+1=5$

3x8: by using  $2 \times 4$

$$\frac{8}{4} = 2$$

\* Whenever full division not possible then one extra circuit will be required.

\* If odd number present then the circuit required will be NOT gate.




#  $16 \times 256$  by using  $4 \times 16$

$$\frac{256}{16} = 16$$


$$\frac{16}{16} = 1$$

17

\* 4x1 Mux by using 2x1



## Codes and Code Converter



Binary Decimal Code (B.C.D)

8 4 2 1

7/5/9 / 3/6/1

011101011001001101100001 → B.C.D

1/0

... 0.00100.00 → B.C.D


1/6

00010110

10 → 1010	}
11 → 1011	
12 → 1100	
13 → 1101	
14 → 1110	
15 → 1111	
Invalid B.C.D.	

<u>Self Complementary Code</u>
2 4 2 1
0 0 0 0
1 0 0 0 1
2 0 0 1 0
3 0 0 1 1
4 0 1 0 0
5 1 0 1 1
6 1 1 0 0
7 1 1 0 1
8 1 1 1 0
9 1 1 1 1

\* By adding 3 (11) in BCD Number, it becomes excess-3.




### B.C.D to Ex-3 (Excess-3) Code Converter

	I/P B.C.D				O/P Ex-3			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	0	0	0	0
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	0	1	0	1
9	1	0	0	1	0	1	0	0

I/P  
B.C.D



O/P  
Ex-3



$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	0	1	2
$\bar{A}B$	4	5	7
$A\bar{B}$	X	X	X
$AB$	10	11	12
$A\bar{B}$	1	1	X


$$W = A + BC + BD$$

### Binary to Gray Codes




I/P  
Binary

O/P  
Gray




Binary to Gray Code

Gray to Binary Codes



I/P              O/P  
Gray            Binary



#	Binary	Gray
	0 → 0011	0011
	1 → 0111	0111
	2 → 1011	1111
	3 → 1111	1011


\* Difference in Gray code is 1.

\* It is known as Running Distance = 1  
(Unit distance code)


→ Used in K-Maps.

## Full Adder

A |  $\sum$  sum  
B |  $\sum$  sum  
C |  $\sum$  sum



using Half Adder




## Ripple Carry Adder (or) Parallel Carry Adder

$$A \rightarrow A_3 \ A_2 \ A_1 \ A_0$$

$$B \rightarrow B_3 \ B_2 \ B_1 \ B_0$$

$$\begin{array}{r} & & 1 & 1 & 1 \\ & & 1 & 1 & 1 \\ \hline & & 1 & 1 & 1 0 \end{array}$$




$$(N) f.A \Rightarrow f f \ cin \ given$$

$$(N-1) f.A + 1 H.A.$$

$$(N-1) [2H.A + 1 OR gate] + 1 H.A.$$

$$(2(N-1)) H.A + (N-1) OR gates$$

$$\text{Ex: } N=4 = \frac{(2 \times 4 - 1)}{2} = \frac{7}{2} H.A. \quad 4-1 = 3 \text{ OR gates}$$



$$C_{0+1} = C_1 = G_0 + P_0 C_0$$

$$P_i = A_i \oplus B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i \cdot C_i$$


~~$$C_{0+1} = C_1 = G_0 + P_0 C_0$$~~

$$C_{1+1} = C_2 = G_1 + P_1 C_1 = G_1 + P_1 [G_0 + P_0 C_0] = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_{2+1} = C_3 = G_2 + P_2 C_2 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0] \\ = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

~~$$C_{3+1} = C_4 = G_3 + P_3 C_3 = G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0]$$~~

$$C_{3+1} = C_4 = G_3 + P_3 C_3 = G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0] \\ = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



Carry Generator

$$\begin{aligned} \text{No. of AND gates} &\Rightarrow \frac{n(n+1)}{2} \\ &= \frac{4(4+1)}{2} = 10 \\ \text{No. of OR Gates} &\Rightarrow n \\ &\rightarrow 4 \end{aligned}$$

Compliment Methods

	Dec	Bin	Oct	Hexa
$n's$	$10's$	$2's$	$8's$	$16's$
$(n-1)'s$	$9's$	$1's$	$7's$	$15's$

$$9 \\ 9's \quad \overbrace{\quad\quad\quad}^{7_{10}} \quad 9's \quad \overbrace{\quad\quad\quad}^{1\ 7\ 3} \\ \downarrow 2 \qquad \qquad \qquad \overbrace{\quad\quad\quad}^{8\ 2\cdot 6}$$

$$1's \quad 0 \\ 1's \quad \overbrace{\quad\quad\quad}^1 \quad 2's \quad \overbrace{\quad\quad\quad}^1 \\ \downarrow 0 \qquad \qquad \qquad \overbrace{\quad\quad\quad}^{0\ 1} \\ 2's \quad \overbrace{\quad\quad\quad}^1 \\ \downarrow 0$$

$$10's \\ 10's \quad \overbrace{\quad\quad\quad}^7 \\ \downarrow 2 \\ +1 \\ \hline 3$$

$$\begin{array}{r}
 10' \\
 \diagdown \quad \diagup \\
 9 \quad 3
 \end{array}
 \quad
 \begin{array}{r}
 10' \\
 \diagdown \quad \diagup \\
 9 \quad 3
 \end{array}
 \quad
 \begin{array}{r}
 9 \quad 9 \\
 17 \cdot 3 \\
 \hline
 82 \cdot 6 \\
 + 1 \\
 \hline
 82 \cdot 7
 \end{array}$$

### 2's Compliment Shortcut


Write as it is till where the complement 1 is present.  
 For (from L.S.B side), take the complement of each  
 (1 to 0 and 0 to 1) of the remaining.


$$\begin{array}{r}
 10 \ 100 \\
 \hline
 01 \ 100
 \end{array} \text{ 2's}$$

$$\begin{array}{r}
 10 \ 101 \\
 \hline
 01 \ 101
 \end{array} \text{ 2's}$$


$$\begin{array}{r}
 1000 \\
 \hline
 1000
 \end{array} \text{ 2's}$$

### 4 bit Parallel Adder





## 2's Complement Adder/Subtractor



Control  $\Rightarrow$  0  $\Rightarrow A + B$   
 $\Rightarrow A - B$


$\cancel{x}$   $\rightarrow$  minuend  
 $\cancel{y}$   $\rightarrow$  substrahent

$$\begin{array}{r}
 A \rightarrow 1 \ 0 \ 1 \ 1 \\
 B \rightarrow 1 \ 0 \ 1 \ 0 \\
 0 \ 1 \ 0 \ 1 \\
 \hline
 0 \ 1 \ 1 \ 0
 \end{array}$$

$+1$

2's comp


## 9' & Compliment




## NUMBER REPRESENTATION

- 1) Sign Magnitude
- 2) It's 1's compliment
- 3) 2's compliment

Case(i): +ve No's



Case(ii): (-ve) No's



The diagram shows a binary number  $0\ 0\ 1\ 1\ 0\ 0$  with a box around the first digit (sign bit). An arrow points from the sign bit to the label "Sign bit". Another arrow points from the number to the label "1's comp.". Below the number, another arrow points to the label "2's comp.".

$$\begin{array}{r}
 & 0 & 0 & 1 & 1 & 0 & 0 \\
 & + & 1 & & & & \\
 \hline
 & 0 & 0 & 1 & 1 & 0 & 1
 \end{array}
 \Rightarrow \text{2's comp}$$

↓↓      ↗

Sign bit    2's comp

Sign Neg.	1's Comp	2's Comp
$x_2 \ y \ z$	$x \ y \ z$	$x \ y \ z$
0 0 0 +0	0 0 0 +0	0 0 0 +0
0 -0 1 +1	0 0 1 +1	0 0 1 +1
0 1 0 +2	0 1 0 +2	0 1 0 +2
0 1 1 +3	0 1 1 +3	0 1 1 +3
1 0 0 -0	1 1 1 -0	0 0 Special case (4)
1 0 1 -1	1 0 -1	1 1 1 -1
1 0 -2	1 0 1 -2	1 1 0 -2
1 1 1 -3	1 0 0 -3	1 0 1 -3

$$\begin{array}{r} 1 & 1 & 1 \\ & + & 1 \\ \hline 0 & 0 \end{array} \quad \text{Carry entered into sign bit}$$

(100) Special Case

For special case:

$$(-2^{n-1})$$

100  $\Rightarrow$  -4

$$\overline{1000} \Rightarrow -8$$

$$10000 \Rightarrow -16$$

Magnitude of numbers  
with negative sign

Karage :-

$+ [2^{n-1} - 1] \text{ to } -[2^{n-1} - 1] \Rightarrow \text{sign Mag}$

$n=3 \quad + (2^{3-1} - 1) \text{ to } - (2^{3-1} - 1)$

$+ 3 \text{ to } -3$

$+ (2^{n-1} - 1) \text{ to } -(2^{n-1}) \Rightarrow 2's \text{ comp}$

$+ (2^{3-1} - 1) \text{ to } -(2^{3-1})$

$+ 3 \text{ to } -4$

Q

	sign	1's	2's
0101	+5	+5	+5
11101	+13	-2	-3

## B.C.D ADDITION

Case(i)

$$\begin{array}{r} \cancel{5 \rightarrow 0101} \\ \cancel{4 \rightarrow 0100} \\ \hline \cancel{1001} \end{array}$$

When two valid BCD numbers are added, the result is invalid then 6 should be added to get the final result in the BCD form.

Case(ii)

$$\begin{array}{r} 5 \rightarrow 0101 \\ 4 \rightarrow 0100 \\ \hline \underline{9 \rightarrow 1001} \rightarrow \text{valid} \end{array}$$

Case(iii)

$$\begin{array}{r} 5 \rightarrow 0101 \\ 7 \rightarrow 0111 \\ \hline \begin{array}{l} 1100 \text{ invalid} \\ 0110 \text{ (Add 6)} \end{array} \end{array}$$

$0001 / 0010$

Case(iv)


$$\begin{array}{r} 8 \rightarrow 1000 \\ 9 \rightarrow 1001 \\ \hline \begin{array}{l} \downarrow \\ 0001 \end{array} \text{ valid} \\ \text{Carry} \downarrow \\ 0110 \\ 0001 / 0111 \end{array}$$

17

12

$$\left. \begin{array}{r} 10 \rightarrow 1010 \\ 11 \rightarrow 1011 \\ 12 \rightarrow 1100 \\ 13 \rightarrow 1101 \\ 14 \rightarrow 1110 \\ 15 \rightarrow 1111 \end{array} \right\} \begin{array}{l} \text{Six invalid} \\ \text{B.C.D} \end{array}$$

## B.C.D Adder



## B.C.D Subtraction

case (i) : Result (+)ve  
 9. complement of subtractend should be added to the minuend if the result is invalid.  
 6. should be added along with end around carry.

$$\begin{array}{r} +6 \\ -4 \\ \hline \end{array} \Rightarrow \begin{array}{r} 0110 \\ 0101 \quad [9's \text{ comp of } 4] \\ \hline 1011 \quad \text{invalid} \end{array}$$

$$\begin{array}{r} 0110 \\ \hline 10001 \\ \hline \end{array} \Rightarrow \begin{array}{r} +1 \\ \hline 0010 \\ \hline +2 \end{array}$$

*end around carry*

case (ii): Result (-)ve

9's complement of substrand should be added to the minuend. If the result is valid and no carry, then to get the final answer, result should be 9's complimented.

$$-6 \Rightarrow 0\ 0\ 1\ 1 \quad [9's \text{ comp of } 6]$$

$$+4 \Rightarrow 0\ 1\ 0\ 0$$

$$\begin{array}{r} \\ \swarrow \\ \hline 0 & 1 & 1\ 1 \end{array} \quad \text{Valid}$$


No carry

If Result is  
1) Valid B.C.D No  
2) No Carry

Result is (-)ve


To get final Ans  $\Rightarrow$  9's comp

$$\begin{array}{r} 9 \\ -7 \\ \hline -2 \end{array}$$




## Switching Devices as Logic Gates

### AND




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

### OR




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

#



## Resistor Transistor logic (RTL)

NOT




A	Q	Y
0	X	1
1	✓	0

Shortcut :-

column = AND operation  
row = OR operation  
(same for N-MOS)


NAND



$$\overline{A \cdot B} = A \cdot \overline{B}$$

A	B	Q <sub>1</sub>	Q <sub>2</sub>	Y
0	0	X	X	1
0	1	X	✓	1
1	0	✓	X	1
1	1	✓	✓	0

NOR



A	B	Q <sub>1</sub>	Q <sub>2</sub>	Y
0	0	X	X	1
0	1	X	✓	0
1	0	✓	X	0
1	1	✓	✓	0

## Direct Coupled Transistor Logic (DCTL)

\* It is the same as that of RTL except that input resistor are removed.



\* They suffer with Current Hopping problem.

Current Hopping: Because of different saturation levels of loading gate, current will be blocked or hogged in certain loads only and certain loads are in the saturation of current known as current hopping problem.


### MOS

#### N-MOS

N-MOS  $\Rightarrow$  Gate  $\geq (+)ve \Rightarrow$  ON (-)ve  
 Gate  $\leq (-)ve \Rightarrow$  OFF




#### NOT




A	n <sub>1</sub>	n <sub>2</sub>	y
0	✓	x	1
1	✓	✓	0

### NAND



A	B	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	Y
0	0	✓	X	X	1
0	1	✓	X	✓	0
1	0	✓	✓	X	0
1	1	✓	✓	✓	1


### NOR




A	B	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	Y
0	0	✓	X	X	1
0	1	✓	X	✓	0
1	0	✓	✓	X	0
1	1	✓	✓	✓	0

### P-MOS

p-Mos  $\Rightarrow$  Gate  $\Rightarrow (+)$  ve  $\Rightarrow$  OFF  
 Gate  $\Rightarrow (-)$  ve  $\Rightarrow$  ON




### NOT




A	B	P <sub>1</sub>	P <sub>2</sub>	Y
0		✓	✓	(GND) <sup>1</sup>
1		✓	X	(-V <sub>DD</sub> ) <sup>0</sup>


### NOR



A	B	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	Y
0	0	✓	✓	✓	1
0	1	✓	✓	X	0
1	0	✓	X	✓	0
1	1	✓	X	X	0




### NAND



A	B	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	Y
0	0	✓	✓	✓	1
0	1	✓	✓	X	1
1	0	✓	X	✓	1
1	1	✓	X	X	0

## C-MOS

### NOT




A	P	n	Y
0	✓	X	1
1	X	✓	0

$+V_{DD}$       GND

### NAND

use  
shortcut  
seeing N-Mos  
column - multiplication  
AND operation




A	B	P <sub>1</sub>	P <sub>2</sub>	n <sub>1</sub>	n <sub>2</sub>	Y
0	0	✓	✓	X	X	1
0	1	✓	X	X	✓	1
1	0	X	✓	✓	X	1
1	1	X	X	✓	✓	0

$+V_{DD}$       GND

### NOR

row-OR  
operation




A	B	P <sub>1</sub>	P <sub>2</sub>	n <sub>1</sub>	n <sub>2</sub>	Y
0	0	✓	✓	X	X	1
0	1	✓	X	X	✓	0
1	0	X	✓	✓	X	0
1	1	X	X	✓	✓	0

$+V_{DD}$       GND

## DTL

### NAND



Case (i):  $V_x = 0.1V, V_y = 0.1V$ .

$$i_t = \frac{V_{cc} - V_1}{R_1} = \frac{5 - 0.8}{4k} = 1.05 \text{ mA}$$

$$i_2 = i_B = 10k = 0$$

$\Rightarrow Q$  is cut off

$\Rightarrow y = \text{High (5V)}$

Case (ii):  $V_x = 0.1V, V_y = 5V$

same as that of (i)

$\Rightarrow y = \text{High (5V)}$

Case (iii):  $V_x = 5V, V_y = 0.1V$

same as that of Case (i) and Case (ii)

$\Rightarrow y = \text{High (5V)}$

### Saturation condition

$$\frac{i_c'}{i_B} \leq \beta$$

$$\frac{1.22 + (1.05)}{0.62} \leq 25$$

$$N = 13.7$$

$$\boxed{N \approx 13}$$

### Case (ii) : Output of the driving gate is high

In this case, input diode of the loading gate is reverse biased and there exist a reverse saturation current which passes through  $R_C$  of driving gate from  $+V_{CC}$ . By  $N$  number of loads, we get much voltage drop across  $R_C$  and output starts from high value which leads to improper operation so even in this case also there is a limit on fan out.

NOTE: Among the above two cases, the least value should be taken for the overall fanout. So, the output low case is preferable.

### Procedure to find Noise Margin

#### Case (ii) : Output of the driving gate is low

In this case, the other section of the loading gate requires  $D_1 + D_2 + V_{BE(ON)} = 0.7 + 0.7 + 0.7 = 2.1V$   
 $\therefore$  the difference of voltage  $2.1 - 0.8 = 1.3V$   
 is required the acceptable fluctuating voltage.  
 $\therefore$  the noise margin is  $1.3V$ .

Case (ii) : Output of the driving gate is high

In this case also, the noise margin will be calculated and among the above two cases the least value is preferable for overall value of Noise Margin.

$$\text{Power Dissipation } P.D = V_{cc} \cdot I_{cc}$$

$$P.D = P.D(0) + P.D(1)$$

NOTE :-


Q\* What happens if one of the diodes  $D_1$  or  $D_2$  is removed?

- Fan out increases
- Noise margin reduces

Q\* What happens if one more diode  $D_3$  is added?

- Fan out reduces
- Noise Margin increases


### TTY (Transistor Transistor Logic)



\* \* NOTE :- The tabular form related to the values of fan out, propagation delay, noise margin; power dissipation etc is present in theory book.

\* \* Without reading this, one should not go for J exam.

## TTL



The Purpose of  $D_1$ : It avoids the ringing problem.

The negative voltage fluctuations can be grounded by  $D_1$  and the input transistors will be safe.

The Purpose of  $D_2$ : It is used for the proper switching voltage at the output.

\* TTL Technologies are three types.

1) Totem Pole TTL:- In this case, output transistors are not ON simultaneously. The above discussed example is Totem Pole TTL only.


2) Open Collector TTL:- In this case, the collector section of output transistor & a pull up resistor is used for proper switching output.

NOTE :- Pull up resistor also avoids voltage fluctuations of power supply.


\* Open collector TTL allows wired logic.

## Wired Logic


### Wired AND logic



### Wired OR logic




» Tri-state logic :- In the case of Tri-state logic, there will be 3 states, logic 0, logic 1 and High Impedance state.





## Voltage and Current Parameters

High




Low






Q Design  $f = \overline{AB + C(D+E)}$

Using NMOS



Using PMOS




using CMOS

combine both NMOS & PMOS ckt

Shortcut: To know which gate it is

applicable  
column - multiplication AND operation  
to all row - OR operation  
except PMOS

PMOS { column - OR operation  
row - AND operation



## 2's Compliment Arithmetic

- 1) Add the 2's complement of subtractend to the minuend.
  - 2) Check the MSB bit (sign bit).
  - 3) If sign bit is zero(0), answer is true binary.
  - 4) If MSB bit is one(1), answer should be in 2's complement form.
  - 5) If the carry generated, ignore the carry.
- $x \rightarrow \text{minuend}$   
 $-y \rightarrow \text{subtrahend}$

### Case i)

$$\begin{array}{r}
 +9 \rightarrow 0\ 1001 \\
 -4 \rightarrow 1\ 1100 \\
 \hline
 1\ 0\ 0\ 101 \Rightarrow +5
 \end{array}$$

Ignore Carry  
Sign bit (0)

$$\begin{array}{r}
 4 \rightarrow 0\ 100 \rightarrow \text{sign neg} \\
 \downarrow \\
 1\ 100 \rightarrow 2's \text{ Comp}
 \end{array}$$

$$\begin{array}{r}
 -9 \rightarrow 1\ 100 \rightarrow \text{sign Neg} \\
 1\ 011 \rightarrow 2's \text{ Comp}
 \end{array}$$

### Case ii)

$$\begin{array}{r}
 -9 \rightarrow 1\ 0011 \\
 +4 \rightarrow 0\ 0100 \\
 \hline
 1\ 0101 \quad 2's \text{ comp} \\
 \underline{\quad 1\ 0101 = -5}
 \end{array}$$

Sign bit  
Find 2's  
comp. of result

### Case iii)

$$\begin{array}{r}
 +9 \rightarrow 0\ 1001 \\
 +4 \rightarrow 0\ 0100 \\
 \hline
 0\ 1101 = +13
 \end{array}$$

Sign bit  
(0) +ve

### Case (iv)

$$\begin{array}{r}
 -9 \rightarrow 10111 \\
 -4 \rightarrow 11100 \\
 \hline
 \text{Ignore} \\
 \text{carry} \\
 \text{sign bit}
 \end{array}
 \quad
 \begin{array}{r}
 11011 \\
 \downarrow \\
 \text{① } 1101 = -13 \\
 \text{sign bit}
 \end{array}$$

### Case (v)

$$\begin{array}{r}
 -9 \rightarrow 10111 \\
 +9 \rightarrow 01001 \\
 \hline
 00000 = 0
 \end{array}
 \quad
 \begin{array}{r}
 \text{Sign bit}
 \end{array}$$

### 1's Complement of Arithmetic

Step 1) Add the 1's complement of substrahend to the minuend.

2) If the carry is generated make it end-around carry. (i.e add carry to LSB)


3) Then check the MSB bit (sign bit) :

4) If MSB bit is zero, answer is true binary.

5) If MSB bit is one, answer should be in 1's complement form.

### One bit Comparator

		$A \cdot B$	$A \oplus B$	$A \cdot B'$
$A$	$B$	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0



for 4 bit :-

$$A \rightarrow A_3 A_2 A_1 A_0$$

$$B \rightarrow B_3 B_2 B_1 B_0$$

$$\Rightarrow \begin{array}{l} \text{if } A_3 > B_3 \\ \quad \quad \quad 1 \times \times \times \\ \quad \quad \quad 0 \times \times \times \\ \hline \quad \quad \quad A > B \end{array} \quad \Rightarrow \begin{array}{l} \text{if } A_3 < B_3 \\ \quad \quad \quad 0 \times \times \times \\ \quad \quad \quad 1 \times \times \times \\ \hline \quad \quad \quad A < B \end{array}$$

$$\Rightarrow \begin{array}{l} \text{if } A_3 = B_3 \\ \quad \quad \quad A_3 \quad 1 \times \times \\ \quad \quad \quad B_3 \quad 0 \times \times \\ \hline \quad \quad \quad A > B \end{array}$$

### 4 bit Comparator



$A_3 \quad B_3$	$A_2 \quad B_2$	$A_1 \quad B_1$	$A_0 \quad B_0$	$A < B$	$A = B$	$A > B$
$A_3 > B_3$	X	X	X	0	0	1
$A_3 < B_3$	X	X	X	1	0	0
$A_3 = B_3$	$A_2 > B_2$	X	X	0	0	1
$A_3 = B_3$	$A_2 < B_2$	X	X	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	0	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	0	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	0	1	0

$$A < B \Rightarrow A_3' \cdot B_3 + (A_3 \oplus B_3) \cdot (A_2' \cdot B_2) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1' \cdot B_1) \\ + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \oplus B_1) (A_0 \odot B_0)$$

$$A = B \Rightarrow (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \oplus B_1) (A_0 \odot B_0)$$

$$A > B \Rightarrow A_3 \cdot B_3' + (A_3 \odot B_3) \cdot (A_2 \cdot B_2') + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \cdot B_1) \\ + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \oplus B_1) (A_0 \cdot B_0)$$

## DAC



$$V_o = K [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0]$$

← decimal equivalent binary data →

$$\begin{array}{l} 1101 \\ [1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0] \\ \hline \end{array}$$

← decimal eq; binary data →

### Parameters of DAC


$$\text{Number of steps} = 2^n - 1$$

$$1 \text{ LSB value (or) step size} = V_x / 2^n$$


$$= \frac{V_f \cdot s}{2^n - 1}$$

$$= \frac{\text{full scale voltage}}{\text{no. of steps}}$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100 \%$$



### Weighted Resistor type DAC



$$\text{LSB resistance} = (2^{n-1}) \cdot \text{MSB resistance}$$

$$\begin{aligned}
 V_o &= -I_f \cdot R_f \\
 &= -R_f [I_0 + I_1 + I_2] \\
 &= -R_f \left[ \frac{V_2}{2^2 R} + \frac{V_1}{2^1 R} + \frac{V_0}{2^0 R} \right] \\
 &= -\frac{V_2 R_f}{R} \left[ \frac{1}{2^2} + \frac{1}{2^1} + \frac{1}{2^0} \right]
 \end{aligned}$$

$$V_o = \frac{-V_2 \cdot R_f}{R} \left[ \frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} + \frac{1}{2^0} \right]$$

$$= -\frac{V_2}{2^{n-1}} \cdot \frac{R_f}{R} [1 + 2^1 + \dots + 2^{n-1}]$$

$$V_o = \left| \frac{V_2}{2^{n-1}} \cdot \frac{R_f}{R} \right| [2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0]$$



$$V_o = K [2^{n-1} b_{n-1} + \dots + 2^1 b_1 + 2^0 b_0]$$

where


$$K = \left| \frac{V_2}{2^{n-1}} \cdot \frac{R_f}{R} \right|$$



### R-2R Ladder type DAC

(Inverting type)



$$V_{Th} = \frac{V_2 \cdot 2R}{2R + 2R} = \frac{V_2}{2}$$





$$V_o = -I_f \cdot R_f$$

$$V_o = -R_f [I_0 + I_1 + I_2]$$

$$V_o = -R_f \left[ \frac{V_2}{2(3R)} + \frac{V_2}{4(3R)} + \frac{V_2}{8(3R)} \right]$$

$$V_o = -\frac{R_f V_2}{3R} \left[ \frac{1}{2^3} + \frac{1}{2^4} + \frac{1}{2^5} \right]$$


$$V_o = -\frac{R_f \cdot V_2}{3R} \left[ \frac{1}{2^n} + \frac{1}{2^{n-1}} + \dots + \frac{1}{2^1} \right]$$

$$V_o = \left[ -\frac{V_2}{2^n} \right] \left[ \frac{R_f}{3R} \right] \left[ 2^{n-1} + 2^{n-2} + \dots + 2^1 + 2^0 \right]$$

$$V_o = \left[ -\frac{V_2}{2^n} \right] \left[ \frac{R_f}{3R} \right] \left[ 2^{n-1} b_{n-1} + 2^{n-2} b_{n-2} + \dots + 2^1 b_1 + 2^0 b_0 \right]$$

$$V_o = \boxed{\left[ -\frac{V_2}{2^n} \right] \left( \frac{R_f}{3R} \right) \left[ \sum_{i=0}^{n-1} 2^i b_i \right]}$$

(Non-Inverting Type)



$$V_o = \left| \frac{V_2}{2^n} \right| \left( 1 + \frac{R_f}{R_i} \right) \left( \sum_{i=0}^{n-1} 2^i b_i \right)$$

Workbook

Pg 69 ADC & DAC

$$\begin{aligned} \text{Q2)} \quad V_o &= \left| \frac{V_2}{2^n} \right| \left( 1 + \frac{R_f}{R_i} \right) \left( \sum_{i=0}^{n-1} 2^i b_i \right) \\ &= \left( \frac{1}{2^4} \right) \left( 1 + \frac{7}{1} \right) \left( 1010_{(2)} = 10 \right) \\ &= \frac{(1)(10)(10)}{(16)} = \left( \frac{1}{16} \right) (10) (10) \\ &= 5V \end{aligned}$$


2)  $V_o = K [ \underline{\text{Dec Eq: Binary data}} ]$

$$V_o = K [ -11011011_{(2)} = 219 ]$$

$$V_o = K(219)$$


$$20 = K[111111]_2 = 255$$

$$20 = K \times 255$$




## ADC

Digital Ramp type ADC (Q2) Counter type ADC



\* Operation : Digital Theory Book


### Successive Approximate type ADC





operation : Digital theory book

### Flash type ADC (or) Simultaneous type ADC

#### Parallel type ADC



## Dual Slope ADC



$$N_0 = \frac{1}{T_c} \int_0^{T_1} V_a dt$$

$$V_0 = \left[ -\frac{V_a}{T_c} \right] T_1 \quad \text{--- ①}$$

$$N_0 = \left[ -\frac{V_a}{T_c} \right] T_1 + \left\{ -\frac{1}{T_c} \int_{T_1}^t (-V_x) dt \right\}$$

$$V_0 = \left[ -\frac{V_a}{T_c} \right] T_1 + \left[ \frac{V_x}{T_c} \right] (t - T_1)$$

at  $t = T_2$ ,  $V_0 = 0$

$$0 = \left[ -\frac{V_a}{T} \right] T_1 + \left[ \frac{V_2}{T} \right] [T_2 - T_1]$$

$$\frac{V_a}{T} T_1 = \frac{V_2}{T} [T_2 - T_1]$$

$$V_a [2^N \cdot T_c] = V_2 \cdot (n \cdot T_c)$$

$$V_a = \frac{V_2}{2^N} \cdot n$$

if  $V_2 = 2^N$


$$V_a = n$$

$$t_{c(\max)} = T_2$$

$$\begin{aligned} t_{c(\max)} &= T_1 + n T_c \\ &= 2^N T_c + n T_c \\ &= (2^N + n) T_c \\ &= (2^N + 2^N) T_c \\ &= 2 \cdot 2^N T_c \end{aligned}$$

$$t_{c(\max)} = (2^{N+1}) T_c$$

## MEMORIES



16

4x4

$2^2 \times 4$

$2^n \times m$

$$f_1 = \Sigma m(0, 3)$$

$$f_2 = \Sigma m(1, 3)$$

$$f_3 = \Sigma m(0, 1, 2)$$

$$f_4 = \Sigma m(0, 2)$$

$n \rightarrow$  select line  
 $m \rightarrow$  data line

## 3 bit Square

$$4^2 = 16$$

3	2	1	6	8	4	2	1
1	1	0	0	0	0		

f<sub>6</sub> f<sub>5</sub> f<sub>4</sub> f<sub>3</sub> f<sub>2</sub> f<sub>1</sub>


Size of ROM =  $2^n \times m$

$$= 2^3 \times 6$$

$$= \underline{\underline{48}}$$

A	B G	$f_6$	$f_5$	$f_4$	$f_3$	$f_2$	$f_1$	
0	0 00	0	0	0	0	0	0	'0'
1	0 01	0	0	0	0	0	1	'1'
2	0 10	0	0	0	1	0	0	'4'
3	0 11	0	0	1	0	0	1	'3'
4	1 00	0	+	0	0	0	0	'16'
5	1 01	0	+	1	0	0	1	'25'
6	1 10	0	0	+	0	0	0	'36'
7	1 11	1	0	0	0	1	0	'49'

Reduced ROM  $\Rightarrow$  ROM  $\Rightarrow$  Decoder + Encoder




Reduced ROM

$$= 2^n \times m$$

$$= 2^3 \times 4$$

$$= 8 \times 4$$


$$= \underline{\underline{32}}$$



	AND Array	OR Array
ROM $\Rightarrow$	fixed	programmable
PLA $\Rightarrow$	programmable	programmable
PAL $\Rightarrow$	programmable	fixed

Hazard

Hazard



when time delay of both ifp ckt is not same.

Hazard

Because of different propagation delays at different parts of the circuits, the output of the circuit may not be accurate known as Hazard in the ckt. It can be eliminated by Redundant group in the circuit.

Glitch:- For temporary interval of time we get wrong result known as glitch in the circuit.

Hazards are three types:

Static '0'




Static '1'




Dynamic

Dynamic 0 1 0




## Strobe Signal



→ for calculating propagation delay, setup time should be considered.

## Seven Segment Display



B-E-D	I/P	Seven Segment
a b c d	A B C D	a b c d e f g
0	0 0 0 0	1 1 1 1 1 0 .
1	0 0 0 1	0 1 1 0 0 0 0
2	0 0 1 0	
3	0 0 1 1	

## Master Slave J-K Flip Flop

It consists of two section, Master and slave. They triggered from the same clock generator but the second section is triggered through NOT gate so both sections can not be ON simultaneously so the final output occurrence time, the input section is in the OFF state so there is no repetition of toggle & race around problem is avoided.

NOTE: External feedback is taken from section second section only.

