


★ Addressing Modes:

⇒ It is the method of specifying the operand in an instruction.



* 5 Types of addressing modes:

- ① Register
- ② Direct
- ③ Register Indirect
- ④ Immediate
- ⑤ Implicit / Implied.

ⓧ

① Register Addressing Mode:

⇒ Regs | R_p

Eg. (i) mov c, A

→ A → c

(ii) ADD R


→ A + R → R

(iii) DAD R_p

→ HL + R_p → HL.

② Direct Addressing Mode:


→ It involves memory access.

e.g.: (i) LDA 2540 ⇒  A ⇒ Direct.

memory
→ Address is given directly.


③ Register Indirect Addressing Mode:

→ memory Address is specified by R_p & R.

e.g.: (i) LDAX B ⇒ BC = 8250h
 A.

So, Reg indirect.

(ii) Push H $\Rightarrow$ SP = A000H. $\Rightarrow$ Reg. Indirect 125



④ Immediate Addressing Mode:

$\Rightarrow$ Source operand is always 8 bit / 16 bit value.

E.g. : (i) MVI C, 32 $\Rightarrow$ 32 $\rightarrow$ C

(ii) ADI 45 $\Rightarrow$ A + 45 $\rightarrow$ A.

(iii) LXI B, 1020H $\Rightarrow$ 1020H $\rightarrow$ BC

(iv) XRI 30H $\Rightarrow$ A $\oplus$ 30 $\rightarrow$ A.

⑤ Implicit / Implied Addressing Mode:

$\Rightarrow$ Source and destination are predefined.

E.g. RAL, RAR, CMA, CMC, STC, PCHL,
XCHG, PCHL, XTHL.

Ex-1 Determine the addressing modes of the following instructions:


1) LHLD 9A00. $\rightarrow$ Direct

2) MOV C, M $\rightarrow$ Reg. Indirect

3) NOP/HLT $\rightarrow$ ~~Implicit~~ ~~Implied~~ No Addr. mode. ✓

5) MVI M, 32. $\Rightarrow$ Reg. Indirect and also Immediate.

✓ 6) RET. $\Rightarrow$ Reg. Indirect.



✓ 7) CALL 3800 $\Rightarrow$ Reg. Indirect / Immediate.

8) DAA $\Rightarrow$ Implied.

P) Which of the following Instⁿ is getting executed given the following:

Address : 4040_H

Data : 44_H

If mapped $\xleftarrow{I/O}$ I/O $\bar{M}$: 1

X $\bar{RD}$: 1

Writing $\xleftarrow{\bar{WR}}$ $\bar{WR}$: 0.

(a) IN 40_H

(b) IN 44_H.

✓ (c) OUT 40_H

(d) OUT 44_H

P) Which of the following will store the value of accumulator into a output device, whose address is F250_H $\rightarrow$ mem. mapped I/O

(i) LXI H, F250
MOV A, M

(iii) LXI H, F250
OUT F250

(ii) LXI H, F250
OUT M

✓ (iv) LXI H, F250.
MOV M, A.
 $\rightarrow A \rightarrow M$

* Delay Program:

T-States

1) MVI B, FF

7T

Loop: DCR B

4T

JNZ Loop.

7T / 10T ← True

≈ 10T

$$\Rightarrow T_D = T_0 + T_L;$$

 $T_0 = \text{Delay outside Loop.}$

$$T_0 = 7T = (7 \times 320\text{ns})$$

 $T_L = \text{Delay within the loop.}$

$$= (\text{Count}_{10} \times \text{NO. of T-states in loop} \times T)$$

$$T_L = (255_{10} \times 14 \times 320\text{ns})$$

$$\therefore T_D = (7 \times 320\text{ns}) + (255 \times 14 \times 320\text{ns}) - (3 \times 320\text{ns})$$

↑
correction.

2) LXI B, FFFF_H 10T

Loop: DCX B

6T

MOV A, C

4T

ORA B

4T

JNZ Loop

10T / 7T

↑ ↑

$$\Rightarrow T_0 = 10T = [10 \times 320ns]$$


$$T_L = [Count_{10} \times 24T]$$

$$= [65,535 \times 24 \times 320ns]$$

$$\therefore T_D = T_0 + T_L$$

$$T_D = [10 \times 320ns] + [65,535 \times 24 \times 320ns].$$

* Nested loop: (Loop within loop).



$$T_D = [21T + T_{L1}] Count_{210} + [7 \times 320ns] - [Count_2 \times 3T] - [3T].$$

Where $T_{L1} = [Count_{110} \times 14 \times 320ns]$

$$* T_D = (21T + T_{L1}) Count_{210} + (7 \times 320ns) - [Count_2 + 1] 3T.$$

→ JNZ Loop 1 is false Count 2 times. 129

⇒ Subtract [Count 2 × 3T].

JNZ loop 2 is false only one time.

⇒ Subtract 3T.

* General Points:

- ① (a) 1-Byte unconditional CALL Instruction = RSTn
(b) 1-Byte unconditional JMP Instruction = PCHL

② The DMA input HOLD is having the preference over non-maskable interrupt TRAP.

③ μp checks the ready pin in 'T₂' state of each machine cycle. If it finds it as 'zero' it inserts wait T-states betⁿ T₂ & T₃ until the ready becomes one.

④ How to shift 16 bit data towards left by 1 bit?

⇒ i) Store 16 bit no. into HL pair.

ii) Use DAD H instruction.

$$\begin{array}{rcl} \text{HL} & = & 0000 \quad 0000 \quad 0000 \quad 0100_2 = 4_{10} \\ + \text{HL} & = & 0000 \quad 0000 \quad 0000 \quad 1000_2 = 8_{10} \\ \hline \text{HL} & = & \end{array}$$

⑤ In I/O mapped I/O mode can we give

$\Rightarrow$ Yes, because they can be recognized based on their control signals. Hence, in this mode we can connect 256 input devices and 256 output devices in total 512.

Input Device

Addr = F4H

Output Device

Addr = F4H

① Address $\Rightarrow$ $A_7 - A_0 = F4H$ | $A_{15} - A_8 = F4H$

② Control signal $\Rightarrow$ $\begin{cases} I/O \bar{M} = 1 \\ \bar{WR} = 0 \end{cases} \rightarrow$ output device.

③ Data

8085
MP