

Digital Logic - SNote

• Boolean Algebra & Logic gate :

Law/Theorem	law of addition	law of multiplication
identity	$X + 0 = X$	$X \cdot 1 = X$
complement	$X + \bar{X} = 1$	$X \cdot \bar{X} = 0$
Idempotent	$X + X = X$	$X \cdot X = X$
Dominant	$X + 1 = 1$	$X \cdot 0 = 0$
<u>Involution</u>	$(X')' = X$	$(X'')' = X$
commutative	$X + Y = Y + X$	$X \cdot Y = Y \cdot X$
Associative	$X + (Y + Z) = (X + Y) + Z$	$X(YZ) = (XY)Z$
Distributive	$X + YZ = (X + Y)(X + Z)$	$A(B + C) = AB + AC$
Demorgan's	$(X + Y)' = X' \cdot Y'$	$(X \cdot Y)' = X' + Y'$
Absorption	$X + XY = X$	$X(X + Y) = X$

• Duality -

$$(X \cdot \bar{Y} \cdot Z) + (X \cdot Y \cdot \bar{Z}) + (Y \cdot \bar{Z}) + 0$$

$$\xrightarrow{\text{Duality}} (X + \bar{Y} + Z) \cdot (X + Y + \bar{Z}) \cdot (Y + Z) + 1$$

$$\boxed{1 \leftrightarrow 0}$$

$$\boxed{+ \leftrightarrow \cdot}$$

• Logic gate -

1. Basic gate $\rightarrow$ NOT, AND, OR
2. Universal gate $\rightarrow$ NAND, NOR
3. arithmetic circuit or code converter or comparator $\rightarrow$ EXOR, EXNOR

• Expression -

~~AND~~ Commutative as C ; Associative as A.

Gate Name	Diagram (Y & O/P)	Properties
NOT	$A \rightarrow \neg A$	$\neg \neg A = A$
AND	$A, B \rightarrow AB$	C, A
OR	$A, B \rightarrow A + B$	C, A
NAND	$A, B \rightarrow \overline{AB}$	C
NOR	$A, B \rightarrow \overline{A + B}$	C, A
EXOR	$A, B \rightarrow A \oplus B = \bar{A}B + A\bar{B}$	C, A
EXNOR	$A, B \rightarrow \overline{A \oplus B} = A \odot B = AB + \bar{A}\bar{B}$	

• NAND & NOR gate universal gate -

Logic gate	req. no. of NAND Gate	req. no. of NOR gate
NOT	1	1
AND	2	3
OR	3	2
EXOR	4	5
EXNOR	5	4

- Imp boolean fun using NAND, NOR gate

$$\rightarrow Y = AB + CD$$

$$S-1: \bar{Y} = \overline{AB + CD} = \overline{AB} \cdot \overline{CD}$$

$$S-2: \bar{Y} = \overline{AB} \cdot \overline{CD}$$

NAND

$$\rightarrow (A+B)(C+D)$$

$$S-1: \bar{Y} = \overline{(A+B)(C+D)}$$

$$S-2: \bar{Y} = \overline{(A+B)(C+D)}$$

NOR

** MINIMIZATION:

$$\bullet \text{ SOP (Sum of product / sum of minterm)} \rightarrow \bar{A}BC + A\bar{B}\bar{C} \rightarrow \Sigma(3,4)$$

$$\bullet \text{ POS (Product of sum / product of maxterm)} \rightarrow (A+\bar{B}+C)(A+\bar{B}+\bar{C}) = \Pi(2,3)$$

$$\rightarrow \text{Minterm} - 0 \rightarrow \bar{A}, 1 \rightarrow A$$

$$\rightarrow \text{Maxterm} - 0 \rightarrow A, 1 \rightarrow \bar{A}$$

$$\bullet \rightarrow \text{With } N \text{ variables possible Boolean function} = 2^{2^n}$$

$$\rightarrow \text{With } n \text{ variable K-map } 2^n \text{ cells possible.}$$

• Prime Implicant -

→ Implicant → (no. of 1's in K-map)

→ Prime Implicant → no. of adjacent squares in K-map.

ex: $n \backslash yz$

	00	01	11	10
0	1	1	0	0
1	0	1	1	1

Imp - (5), p.I - 4.

*** Combinational circuit:

• ADDER -

→ Half adder:

$$\text{Sum} = A \oplus B, \text{Carry} = AB, \text{ NAND \& NOR req to imp} = 5$$

→ Full adder: 2 HA + 1 OR gate

$$\text{Sum} = A \oplus B \oplus C, \text{Carry} = AB + BC + AC, \text{ NAND \& NOR req to imp} = 9$$

• Subtractor -


→ Half Sub:

$$\text{Diff} = A \oplus B, \text{Borrow} = \bar{A}B, \text{ NAND \& NOR req to imp} = 5$$

→ Full sub: 2 HS + 1 OR

$$\text{Diff} = A \oplus B \oplus C, \text{Borrow} = \bar{A}B + BC + \bar{A}C, \text{ NAND \& NOR} = 9$$


• Encoders -



*** Decoder -



** MUX:




$$4 + 2 + 1 = 7$$

$$\frac{8}{2} \cdot \frac{4}{2} = \frac{8^2}{2} = \frac{2^2}{2}$$

$$\frac{64}{4} \times 4 = 64$$

Given Mux	To be Imp	req. no
2x1	4x1	3
2x1	8x1	7
2x1	2^n x 1	2^n - 1
4x1	64x1	21
8x1	84x1	9
8x1	256x1	32 + 4 + 1 = 37


** DE-MUX:




Sequential circuit:

• flip-flop (SR, JK, D, T) -


• SR flip-flop -




• JK flip-flop -



• D flip-flop -



• T flip-flop -



→ Function Table -

S	R	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	X

J	K	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	Q _n ^{Toggle}

D	Q _{n+1}
0	0
1	1

T	Q _{n+1}
0	Q _n
1	Q _n ^{Toggle}


• RACE AROUND CONDITION - → propagation delay of JK FF.

When $J=K=1$ and $t_{pd} < T_{CLK}$

→ TO avoid race around condition -

$$t_{pd} > T_{CLK}$$

• Master-Slave JK-FF -



• COUNTER:

→ Seq ckt capable to count the no. of clk pulses. (Set of FF)


* → with n -ff max possible states in the counter is 2^n .

$$N \leq 2^n \quad n \rightarrow \text{no. of ff}, N \rightarrow \text{no. of states.}$$



→ counter type

- Asynchronous ckt (ripple counter)
- Synchronous counter.



• Asynchronous (ripple)

→ 2 bit counter, req. no. of ff = 2, $2^n \text{ Mod } = 2^2 = 4 \text{ MOD counter.}$

Note:

(i) -ve edge trigger FF → Q as CLK → Up counter.


(ii) -ve edge trigger FF → $\bar{Q}$ as CLK → Down counter.

(iii) +ve edge trigger FF → Q as CLK → Down counter.

(iv) +ve edge trigger FF → $\bar{Q}$ as CLK → Up counter.

→ FF should have toggle mode (JK, T). $J=K=1$ or $T=1$

→ JK-FF with preset & clear i/p -



→ if $t_{pd} > t_{clk}$ → counter may skip a state.

→ To avoid $t_{clk} \geq n \cdot t_{pd}$.

• Synchronous Counters -

→ Reg steps to design synchronous counters -

→ No. of FF req $n=2, N \leq 2^n = 4$

→ state diagram $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$

→ choice of FF & excitation table of FF

→ minimal exp for the excitations.

→ Draw logic diagram.

**
Excitation table -

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	Q_{n+1}	J
0	0	0
0	1	1
1	0	1
1	1	0


→ 2-bit up counter,

$n=2$ (no. of FF)

$N \leq 2^n$

$N \leq 4$

(i) no. of ff = 2




(iii) D-FF (Excitation)

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

(iv)

CLK	Q_1	Q_0	Q_1	Q_0	D_1	D_0
1	0	0	0	1	0	1
2	0	1	1	0	1	0
3	1	0	1	1	1	1
4	1	1	0	0	0	0



$D_1 = \overline{Q_0} \oplus Q_1$ $D_2 = \overline{Q_0}$

(vi) Diagram.

• REGISTERS:

→ n bit reg consists n no. of ff.

→ D-FF are used in reg.

• Shift reg type -

→ SISO, SIPO, PISO, PIPO.

→ If n -bit shift reg SISO → $(2^n - 1)$ CLK pulses req. to

• Shift register counter -

→ ring counter & Johnson counter (twisted ring counter)

→ n bit ring counter count n -clock pulses.

→ n " Johnson counter count $2n$ -clock pulses.

Frequency Division

n -bit ripple counter $\rightarrow f/2^n$

" ring " $\rightarrow f/n$

" Johnson's " $\rightarrow f/2n$

• Number Systems -

• any num $\rightarrow$ Decimal num, $r \rightarrow$ base.

$$(N)_r = a_n r^n + a_{n-1} r^{n-1} + a_{n-2} r^{n-2} + \dots + a_1 r^1 + a_0 r^0 + a_{-1} r^{-1} + a_{-2} r^{-2} + \dots$$

$$(123)_4 = 1 \times 4^2 + 2 \times 4^1 + 3 \times 4^0 \Rightarrow 16 + 8 \Rightarrow (24)_{10}$$

• Decimal num $\rightarrow$ any num -

$$(42)_{10} = ()_2 = ()_3 = ()_8 = ()_{16}$$

$$\begin{array}{r} 42 \\ 2 \overline{) 42} \\ \underline{21} \\ 2 \overline{) 21} \\ \underline{21} \\ 0 \\ 2 \overline{) 10} \\ \underline{10} \\ 0 \\ 2 \overline{) 5} \\ \underline{4} \\ 1 \\ 2 \overline{) 1} \\ \underline{1} \\ 0 \end{array} \quad \begin{array}{l} 3 \overline{) 42} \\ 8 \overline{) 42} \\ 16 \overline{) 42} \end{array} \quad (101010)_2$$

$$(42.63)_{10} = ()_2 = ()_3 = ()_8 = ()_{16}$$

$$\begin{array}{r} 2 \overline{) 42} \\ \underline{21} \\ 2 \overline{) 21} \\ \underline{21} \\ 0 \\ 2 \overline{) 10} \\ \underline{10} \\ 0 \\ 2 \overline{) 5} \\ \underline{4} \\ 1 \\ 2 \overline{) 1} \\ \underline{1} \\ 0 \end{array} \quad \begin{array}{l} 0.63 \times 2 = 1.26 \rightarrow 1 \\ 0.26 \times 2 = 0.52 \rightarrow 0 \\ 0.52 \times 2 = 1.04 \rightarrow 1 \\ \vdots \end{array} \quad \begin{array}{r} 8 \overline{) 42} \\ \underline{32} \\ 10 \\ 8 \overline{) 10} \\ \underline{8} \\ 2 \\ 8 \overline{) 2} \\ \underline{2} \\ 0 \end{array} \quad \begin{array}{l} 0.63 \times 8 = 5.04 \rightarrow 5 \\ 0.04 \times 8 = 0.32 \rightarrow 0 \\ 0.32 \times 8 = 2.56 \rightarrow 2 \\ \vdots \end{array}$$

$$(101010.101)_2$$

• Complement

$\rightarrow (r-1)$'s complement.

$r \rightarrow$ base number.

$\rightarrow r$'s complement.

$$r = 2$$

$(r-1)$'s

$$\rightarrow 1\text{'s complement} \rightarrow \begin{array}{r} 111 \\ 110 \\ \hline 001 \end{array}$$

r 's

$$\rightarrow 2\text{'s complement} \rightarrow \begin{array}{r} 110 \\ 110 \\ \hline 001 \end{array} + 1 = 001$$

$$r = 8$$

$(r-1)$'s

$$\rightarrow 7\text{'s comp} \rightarrow \begin{array}{r} 777 \\ 125 \\ \hline 652 \end{array}$$

r 's

$$\rightarrow 8\text{'s comp} \rightarrow \begin{array}{r} 778 \\ 125 \\ \hline 653 \end{array}$$

• Addition & Subtraction -

$$\begin{array}{r} 101 \\ + 001 \\ \hline 110 \end{array} \quad \begin{array}{r} 10010 \\ + 00111 \\ \hline 11001 \end{array} \quad \begin{array}{r} (1011.1)_2 \\ - (0011.0)_2 \\ \hline (1000.1)_2 \end{array}$$

• Signed binary num -

→ Unsigned
(0 - N)

→ Signed
(-N to +N)

+ve → '0' -ve → '1'

• Rang of Binary num -

$n \rightarrow$ no. of bit

→ Unsigned num (0 to $2^n - 1$)

→ Signed num - ($2^{n-1} - 1$ to $+2^{n-1} - 1$)

→ Signed 1's complement - "

→ Signed 2's comp - -2^{n-1} to $+2^{n-1} - 1$

• Codes:

Decimal	BCD or 8421	Excess-3
0	0000	$\rightarrow 0000 + 0011 (3)$
1	0001	$\rightarrow 0001 + 0011 (3)$
2	0010	$\rightarrow 0010 + 0011 (3)$
3	0011	$\rightarrow 0011 + 0011 (3)$

Binary $\rightarrow$ 110101110
to
Gray $\rightarrow$ 101111001

Gray $\rightarrow$ 101111001
to
Binary $\rightarrow$ 110101110