

Subject DIGITALELECTRONICS

Index



[illegible]

Combinational circuits

Page : _____

Date : / /

4i> Multiplexer



②

S	Y
0	I_0
1	I_1

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

③ $Y = \bar{S}I_0 + SI_1$



$Y = \bar{S}_1\bar{S}_0I_0 + \bar{S}_1S_0I_1 + S_1\bar{S}_0I_2 + S_1S_0I_3$

- ④ Keypt:
- (i) Some f^n of 2 variable can be designed using a 2x1 MUX but not all the f^n
 - (ii) All the f^n of 2 variables can be designed using a 2x1 MUX and a NOT gate.
 - (iii) All the function of 2 variable can be designed using a 4x1 MUX


For 2 variables

- (i) Some but not all f^n of 3 var $\rightarrow$ 4x1 MUX
- (ii) All $f^n(3) \rightarrow$ using 4x1 MUX + NOT gate.
- (iii) All $f^n(3) \rightarrow$ using 8x1 MUX

4 bit Comparator



4 Bit Comparator



output expressions:

(i) $A > B$

either (a) $A_3 > B_3$ $\{ A_3 = 1, B_3 = 0 \}$ $A_3 \bar{B}_3$

OR (b) $(A_3 = B_3) \& (A_2 > B_2)$ $\{ A_3 \odot B_3 \& A_2 \bar{B}_2 \}$ $(A_3 \odot B_3) \cdot A_2 \bar{B}_2$

OR (c) $(A_3 = B_3) \& (A_2 = B_2) \& (A_1 > B_1)$ $\{ A_3 \odot B_3 \& A_2 \odot B_2 \& A_1 \bar{B}_1 \}$ $(A_3 \odot B_3)(A_2 \odot B_2) A_1 \bar{B}_1$

OR (d) $(A_3 = B_3) \& (A_2 = B_2) \& (A_1 = B_1) \& (A_0 > B_0)$ $(A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1) A_0 \bar{B}_0$

expression:

$$Y_{A > B} = A_3 \bar{B}_3 + (A_3 \odot B_3) A_2 \bar{B}_2 + (A_3 \odot B_3)(A_2 \odot B_2) A_1 \bar{B}_1 + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1) A_0 \bar{B}_0$$

(ii) $A < B$

(a) $A_3 < B_3$ $\bar{A}_3 B_3$

(b) $A_3 = B_3 \& A_2 < B_2$ $(A_3 \odot B_3) \cdot \bar{A}_2 B_2$... & so on

expression:

$$Y_{A < B} = \bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2 + (A_3 \odot B_3)(A_2 \odot B_2)(\bar{A}_1 B_1) + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1) \bar{A}_0 B_0$$

(iii) $A = B$

$$Y_{A=B} = (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0)$$

Note:


$$\underbrace{A_{n-1} \ A_{n-2} \ \dots \ A_0}_{2n} \quad \underbrace{B_{n-1} \ B_{n-2} \ \dots \ B_0}_{n}$$

Total combination: 2^{2n}

Equal combination: 2^n

$A < B \text{ or } A > B$ } Unequal combination: $(2^{2n} - 2^n)$

$$\therefore \underline{n(A < B) = n(A > B) : \left(\frac{2^{2n} - 2^n}{2} \right)}$$


(iii) Decoder

$$D_0 = \overline{A}\overline{B}\overline{C}, D_1 = \overline{A}\overline{B}C \dots \text{and so on.}$$


$$E_n = 0 \Rightarrow D^n \text{ doesn't work}$$

* eg: design $f(A, B, C) = \overline{A}B + B\overline{C}$ using 3x8 Dec

$$\begin{aligned} f(A, B, C) &= \sum m(0, 1, 4, 5) \\ &= \sum m(0, 1, 0, 1, 1, 0, 1, 1) \\ &= \sum m(2, 3, 6) \end{aligned}$$




- ① Decoder is universal in nature because it gives all the possible combinations / min. terms. So any f^n can be defined from Decoder.

Decoder with active low outputs

$$D_0 = \overline{\overline{A}\overline{B}\overline{C}}, D_1 = \overline{\overline{A}\overline{B}C} \dots \text{and so on}$$


* above eg:

$$\begin{aligned} f(A, B, C) &= \sum m(2, 3, 6) = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} \\ &= \overline{\overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}} \\ &= (\overline{\overline{A}B\overline{C}}) \cdot (\overline{\overline{A}BC}) \cdot (\overline{A\overline{B}\overline{C}}) \end{aligned}$$



* Hence in case of D^n with Active low o/p just replace OR GATE by NAND gate.

(iv) Encoder



D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	0	0	1	0	1	1

A = 1 when { 1xx $\Rightarrow$ (1,0,0) (1,0,1) (1,1,0) (1,1,1) }
4 OR 5 OR 6 OR 7

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$

{ x1x }

{ x x 1 }

****** If more than one i/p are ON at a time in Normal encoder then it will give wrong o/p

$$D_3 \quad 0 \quad 1 \quad 1$$

$$D_4 \quad 1 \quad 0 \quad 0$$

$$1 \quad 1 \quad 1 \Rightarrow \text{o/p} = 7 \quad (\text{Wrong})$$

In this case we use priority encoder.

Priority encoder

If more than one input are given at a time, then only that input is taken which is highest.

i.e. If D_7 is pressed, no matter (D_0-D_6) are pressed or not
 D_6 " " , no matter (D_0-D_5) are pressed or not & so on

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	A	B	C
1	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	1
X	X	1	0	0	0	0	0	0	1	0
X	X	X	1	0	0	0	0	0	1	0
X	X	X	X	1	0	0	0	1	0	0
X	X	X	X	X	1	0	0	1	0	1
X	X	X	X	X	X	1	0	1	1	0
X	X	X	X	X	X	X	1	1	1	1

$A=1$ if (D_7 activated) OR (D_6 activated) OR (D_5 activated & D_7 not activated) OR (D_4 activated & D_5, D_6, D_7 not activated)

$$A = D_7 + D_6 \bar{D}_7 + D_5 \bar{D}_6 \bar{D}_7 + D_4 \bar{D}_5 \bar{D}_6 \bar{D}_7$$

$$B = D_7 + D_6 \bar{D}_7 + D_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_2 \bar{D}_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7$$

& so on.


Can be minimised using K-MAP.

My shortcut

$$A = 1 \text{ XX} = \{(1,00), (1,01), (1,10), (1,11)\}$$

$$A = D_4 (\bar{D}_5 \bar{D}_6 \bar{D}_7) + D_5 (\bar{D}_6 \bar{D}_7) + D_6 \bar{D}_7 + D_7$$

Qvi> DE-MUX



① Data Selector

Data Distributor

② Parallel to series data converter

Series to parallel data converter

*

S ₁	S ₀	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \overline{S_1} \overline{S_0} I \quad D_1 = \overline{S_1} S_0 I \quad , \quad D_2 = S_1 \overline{S_0} I \quad , \quad D_3 = S_1 S_0 I$$

① K-MAP uses gray code

0	0	0
0	0	1
0	1	1
1	1	0
1	1	0
1	0	1
1	0	0

distance b/w any 2 adjacent codes is 1.

↳ (ii) Half adder



i/p		o/p	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A \cdot B$$

↳ (iii) Full adder



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Using K-MAP: $S = A \oplus B \oplus C$

$$\text{Cout} = \text{Cin}(A \oplus B) + AB$$


** Key pt:

① $\Sigma m(1, 2, 4, 7) = A \oplus B \oplus C$

		1		1
1			1	

①	Half Adder/sub ^r	5 NAND Gates	5 NOR Gates
	Full Adder/sub ^r	9 NAND Gates	12 NOR Gates
		Realisation using $\Rightarrow$	Realisation using $\Rightarrow$

<x> Half Subtractor




A	B	d	b
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

$d = A \oplus B$

$b = \overline{A}B \quad \left\{ \begin{array}{l} \text{for } A-B \end{array} \right\}$
 $= A\overline{B} \quad \left\{ \begin{array}{l} \text{for } B-A \end{array} \right\}$

$\{d = A - B - \text{bin}\}$

<x> Full Subtractor




A	B	bin	d	bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

① $d = A \oplus B \oplus \text{bin}$

② $\text{bout} = \overline{A} \text{bin} + \overline{A}B + B \text{bin} \quad \left\{ \begin{array}{l} \text{for } A-B - \text{bin} \end{array} \right\}$
 $= \overline{B} \text{bin} + A\overline{B} + A \text{bin} \quad \left\{ \begin{array}{l} \text{for } B-A - \text{bin} \end{array} \right\}$

③ Imp eq $\text{bout} = \overline{A}B + \text{bin}(\overline{A} \oplus B) \quad \left\{ \begin{array}{l} \text{for } A-B \end{array} \right\}$

<xi> Binary Parallel Adder



Adv: ① Simple design

Disadv: ① Slow speed

② High propagation delay & ↑ with no. of F.A. used


** for n-bit Addition:

*
$$\text{Total time} = (n-1)t_c + \max(t_c, t_s)$$

~~time~~

t_c : time taken to generate carry
 t_s : time taken to generate sum

** eg: if $t_c = 20\text{ns}$, $t_s = 40\text{ns}$



<Xii> LOOK Ahead Carry Adder

FAo: $C_{out0} = \cancel{A}B + Bc_{in} + A c_{in}$
 $= A_0 B_0 + B_0 c_{in0} + A_0 c_{in0} = A_0 B_0 + c_{in0} (A_0 + B_0)$

Carry generate. = $A_0 B_0$

Carry propagate = $(A_0 + B_0)$

→ $C_{out0} = C_{g0} + c_{in0} (C_{p0})$

→ $C_{out1} = C_{g1} + c_{in1} (C_{p1}) = C_{g1} + C_{out0} (C_{p1})$
 $= C_{g1} + C_{g0} C_{p1} + c_{in0} C_{p0} C_{p1}$

→ $C_{out2} = C_{g2} + c_{in2} C_{p2} = C_{g2} + C_{out1} C_{p2}$
 & carry on similarly

→ $C_{out3} = C_{g3} + c_{in3} C_{p3} = C_{g3} + C_{out2} C_{p3}$
 & carry on similarly

egs from notes } 4 methods

BCD codes 84

XS-3 code 3

Page : _____
Date : / /

0110

Types of BCD codes

Weighted BCD

Non-weighted BCD
XS-3

+vely weighted BCD
8 4 2 1

-vely weighted BCD
8 4 -2 -1

eg: 6 $\rightarrow$ 0110
(By default)

6 $\rightarrow$ 1010

X [Gray code] X


$\rightarrow$ Gray code is not BCD

$\rightarrow$ Gray code is non-weighted

$\rightarrow$ Gray code is not a non-wtd BCD

Code converters

(i) XS-3 code to BCD code



I.T.							
X ₃	X ₂	X ₁	X ₀	B ₃	B ₂	B ₁	B ₀
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
1	1	0	0	1	0	0	1

Solve using K-MAP

Imp pnts: XS-3 code varies from 3 to 12, so, 0, 1, 2, 13, 14, 15 are don't care terms. Don't forget to add this in K-MAP

Similarly proceed for other converts just take care of don't care terms. wherever XS-3 is included.

Binary to gray converter includes all no. from 0 to 15. Hence don't care not required.



sequential circuit

Page : _____
Date : / /

$$(\text{Combinational}) + (\text{Memory element}) = (\text{sequential})$$


Circuit (Latch or FF) circuit

⚡ Latch (or FF)



A	B	Q_{n+1}	$\overline{Q_{n+1}}$	O/P state
0	0	Q_n	$\overline{Q_n}$	HOLD
0	1	1	0	SET
1	0	0	1	RESET
1	1	0	0	INVALID


<i> S-R ~~latch~~ latch



② $\text{Reset} = 1 \Rightarrow Q_{n+1} = 0$

$\text{Set} = 1 \Rightarrow \overline{Q_{n+1}} = 0$

③ Input is treated as '1' to justify states





③ $\overline{\text{Reset}} = 0 \Rightarrow Q_{n+1} = 0$

$\text{Set} = 0 \Rightarrow \overline{Q_{n+1}} = 0$

④ Input is treated as '0' to justify states

Q1) S-R Flip Flop



Q3) Truth table of SR Flip-Flop (NOR & NAND LATCH)

CLK	SFF	RFF	Q_{n+1}	$\overline{Q_{n+1}}$	State
0	X	X	Q_n	$\overline{Q_n}$	HOLD
1	0	0	Q_n	$\overline{Q_n}$	HOLD
1	0	1	0	1	RESET
1	1	0	1	0	SET
1	1	1	X	X	INVALID

Set $\rightarrow Q_{n+1} = 1$

Reset $\rightarrow Q_{n+1} = 0$

(I) Characteristic table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

	$\overline{R}Q_n$	$\overline{R}Q_n$	$\overline{R}Q_n$	$\overline{R}Q_n$
S	0	1	0	0
R	1	1	X	X

$$Q_{n+1} = S + \overline{R}Q_n$$



C/S eqn / Next step eqn

II Excitation table

* $Q_n = 0, Q_{n+1} = 0$ if HOLD / Reset
 * $Q_n = 0, Q_{n+1} = 1$ if Set / HOLD
 * $Q_n = 1, Q_{n+1} = 0$ if Reset

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

<iii> D Flip Flop



CLK	D	Q_{n+1}	$\overline{Q_{n+1}}$	State
0	X	Q_n	$\overline{Q_n}$	Hold
1	0	0	1	Reset
1	1	1	0	Set

① D is always connected to Set & $\overline{D}$ to Reset

(I) Characteristic Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1



$$Q_{n+1} = D$$

II Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

{ i/p $\rightarrow$ excitation
 o/p $\rightarrow$ response
 hence named excitation table }

JK Flip-flop



CLK	J	K	Q_{n+1}	$\overline{Q}_{n+1}$	State
0	X	X	Q_n	$\overline{Q}_n$	HOLD
1	0	0	Q_n	$\overline{Q}_n$	HOLD
1	0	1	0	1	RESET
1	1	0	1	0	SET
1	1	1	$\overline{Q}_n$	Q_n	TOGGLE

(I) Characteristics table

	J	K	Q_n	Q_{n+1}
H	0	0	0	0
	0	0	1	1
R	0	1	0	0
	0	1	1	0
S	1	0	0	1
	1	0	1	1
T	1	1	0	1
	1	1	1	0

$$Q_{n+1} = J\overline{Q}_n + KQ_n$$

II Excitation table



Q_n	Q_{n+1}	J	K	State
0	0	0	X	Hold Reset
0	1	1	X	Set Toggle
1	0	X	1	Reset Toggle
1	1	X	0	Hold Set

* * T-FF me J & K ko T put krna h

Page : _____

Date : / /

<iv> Toggle FF (T-FF)



③

CLK	T	J	K	Q_{n+1}	$\overline{Q}_{n+1}$	State
0	X	X	X	Q_n	$\overline{Q}_n$	Hold
1	0	0	0	Q_n	$\overline{Q}_n$	Hold
1	1	1	1	$\overline{Q}_n$	Q_n	Toggle

(I) Characteristics table

	T	Q_n	Q_{n+1}
H	0	0	0
	0	1	1
T	1	0	1
	1	1	0

$$Q_{n+1} = T \oplus Q_n$$

II Excitation table

	Q_n	Q_{n+1}	T
H	0	0	0
T	0	1	1
H	1	0	1
	1	1	0

* FF conversion : { X FF to Y FF }
 ↓ ↓
 Excitation table cr's table

Counters

(i) Synchronous counter :


Case-(1) Next can is given

- ① Compare given NSE with Flipflop NSE & get the values of variable pins (eg: J, K etc)

- ② Draw state transition table:

Present state		Next state	
A _n	B _n	A _{n+1}	B _{n+1}
0	0	—	—
0	1	—	—
1	0	—	—
1	1	—	—

- ② Draw state transition diagram:



Case-13) State transition table is given

- ② Extend the table & get values of variable pins (J_A, K_A) from O_n, O_{n+1} & so on.


Q_A	Q_B	Q_{A+1}	Q_{B+1}	J_A	K_A	J_B	K_B
-------	-------	-----------	-----------	-------	-------	-------	-------

- ⑦ Solve K-MAP separately for J_n , K_n etc & get expressions.


- ⑥ Draw realisation CKT & put those values of pins in NSE of FF

Ques (3) If realised ckt is given.

- ① $A_{n+1} = ?$ In terms of A_n, B_n
- ② State transition table
- ③ State transition diagram



Ques (ii) Asynchronous Counter



Shortcut

	MOD	Q_C	Q_B	Q_A	Active low (NAND)	Active High (AND)
for up counter	MOD 1	0	0	1	$\overline{Q_A}$	Q_A
	MOD 2	0	0	0	$\overline{Q_B}$	Q_B
	MOD 3	0	1	1	$\overline{Q_B Q_A}$	$Q_B Q_A$
	MOD 4	1	0	0	$\overline{Q_C}$	Q_C
	MOD 5	1	0	1	$\overline{Q_C Q_A}$	$Q_C Q_A$
	MOD 6	1	1	0	$\overline{Q_C Q_B}$	$Q_C Q_B$
	MOD 7	1	1	1	$\overline{Q_C Q_B Q_A}$	$Q_C Q_B Q_A$

MOD 22 $\rightarrow$ 10110

$\overline{clr} = \overline{Q_C Q_B Q_A}$
 $clr = Q_C Q_B Q_A$

Note: In down counter we use preset,
so, that whenever required we can make
 $Q_C Q_B Q_A = 1$

for down
counter

Similar table

but $P_{re} \rightarrow \text{NOR}$ & $P_{re} \text{ OR}$

① MOD-7
down

111

$$(\text{OR}) \overline{P_{re}} = Q_C + Q_B + Q_A$$

$$(\text{NOR}) P_{re} = \overline{Q_C + Q_B + Q_A}$$

*

② MOD 7 up

111

$$(\text{NAND}) \overline{C_{lr}} = \overline{Q_C Q_B Q_A}$$

$$(\text{AND}) C_{lr} = Q_C Q_B Q_A$$


③ Self starting: returning back to wpp from
disturbance

④ Residual CLK: Max. no. of clock pulses to
return back to from any unexpected state
to desired count sequence.



examples (if any) ↓

Shift Registers

< i> Ring counter




< i> Twisted ring/Johnson's counter

* used $\rightarrow 2n$ unused $\rightarrow 2^n - 2n$ 



Last 2 topics to be added in notes later.

- ① No. of used state in Johnson counter = $2n$
- ② frequency of O/p = $\frac{f}{2n}$ as o/p is repeated after $(2n)$ cycle.

③ for shift register table will be like



Date : / /



$$T.P.(W) = T.P.(Y) = 10 \Delta t$$


$$f = \frac{1}{10 \Delta t}$$

* $x \rightarrow \text{NOT} \rightarrow \bar{x}$

* $x, y \rightarrow \text{AND} \rightarrow xy$ [2 gates]

* $x, y \rightarrow \text{OR} \rightarrow x+y$ [3 gates]

* $A, B \rightarrow \text{NAND} \rightarrow \overline{A \cdot B} = \overline{A} + \overline{B}$



$\rightarrow A + BC = A \cdot A + BC$ 3gates
 $\rightarrow A + B = A \cdot A + B \cdot B$ 3gates
 $\rightarrow \underline{AB + CD + EF} = X + EF$
 (3gates) (3gates)




$$AB + BC + CD + DA = (A+C)B + D(A+C) = (A+B)(B+D)$$

9 gates {but not min}

$$\rightarrow \underbrace{ABC}_{(2)} + DE = \underbrace{AC}_{(3)} + DE \rightarrow 5 \text{ gates}$$


$$** \rightarrow \underbrace{\bar{A} + \bar{B}}_{(2) \times 2} + \underbrace{ABC}_{(3)} = \underbrace{x + yC}_{(3)} \rightarrow 7 \text{ gates}$$

⑥ NOR GATE



$$* \boxed{A \text{ NOR } B \equiv A \cdot B}$$

$$(ii) (A+B)(C+D)$$



$$\rightarrow AB = (A+A)(B+B) \quad 3 \text{ gates}$$

$$\rightarrow A(C+B) = (A+A)(B+C) \quad 3 \text{ gates}$$

$$\rightarrow \underbrace{(A+B+C)}_{(2) \times 2} \underbrace{(D+E)}_{(3)} = \underbrace{(x+C)(D+E)}_{(3)} \rightarrow 5 \text{ gates}$$

$$\rightarrow (A+B)(C+D)(E+F) = \underbrace{x(E+F)}_{(3)} \rightarrow 6 \text{ gates}$$






$$*** \rightarrow \underbrace{AD+BE}_{(3)} + \underbrace{CD+AE}_{(3)} + \underbrace{BD+CE}_{(3)}$$

15 gates {not min}

$$\begin{aligned} & \text{Minimize } D(A+B+C) + E(A+B+C) \\ & (D+E)(A+B+C) \\ & \underbrace{(D+E)}_{(2)} \underbrace{(A+B+C)}_{(3)} \\ & \downarrow \\ & 5 \text{ gates } \checkmark \end{aligned}$$

$$\begin{aligned} & \text{Minimize } D(A+B+C) + E(A+B+C) \\ & \underbrace{(D+E)}_{(2)} \underbrace{(A+B+C)}_{(3)} \\ & \downarrow \\ & 7 \text{ gates } \{ \text{not min} \} \end{aligned}$$

Switching circuit Representation:



Special purpose gates

(i) EX-OR

$$A \oplus B = \overline{A}B + A\overline{B}$$

- Detects odd no. of 1's in inputs ^{for more than 2 i/p}
- Equality detector for 2 i/p.

$$\textcircled{1} A \oplus 1 = \overline{A}$$

$$A \oplus 0 = A$$

$$\textcircled{2} A \oplus B = C$$

$$\Rightarrow A \oplus C = B$$

$$\& A = B \oplus C$$

$$\textcircled{3} A \oplus B = C$$

$$\Rightarrow A \oplus B \oplus C = 0$$

(ii) EX-NOR

$$A \odot B = AB + \overline{A}\overline{B}$$

- Even no. of 1's detector for even no. of i/p
- Odd no. of 1's detector for odd no. of i/p
- Equality detector for 2 i/p.


Key point:

for odd no. of i/p


$$XNOR = XOR$$

for even no. of i/p

$$XNOR = \overline{XOR}$$




$$S_1 \oplus S_2$$




$$S_1 \odot S_2$$

Realisation:

(i)



(ii)



Important Boolean laws:

(i) $A \odot 1 = A$ $\overline{A} \odot 0 = \overline{A}$

(ii) $A \oplus 1 = \overline{A}$ $A \oplus 0 = A$

(iii) $\overline{A} \oplus \overline{B} = A \oplus B = A \odot \overline{B} = \overline{A} \odot B$
 $A \odot \overline{B} = A \oplus B = A \oplus \overline{B} = \overline{A} \oplus B$

(iv) $(A \oplus B) \oplus C = A \oplus (B \oplus C)$
 $(A \odot B) \odot C = A \odot (B \odot C)$

(v) $A + BC = (A+B)(A+C)$ {Distributive law}

(vi) $A(A+B) = A$ {Absorption law}

(vii) Consensus law: It is true for the expression in the form of $AB + \overline{B}C + AC$. but only one variable present in both complement & original form.

{B & $\overline{B}$ terms} $AB + \overline{B}C + AC = \overline{B}C + AB$ {A & $\overline{A}$ terms} $AB + \overline{B}C + AC = AB + \overline{A}C$

Duality

eg: $f = AB + CD \rightarrow f^D = (A+B) \cdot (C+D)$

$A+1=1 \rightarrow A \cdot 0 = 0$

* Do not complement variables.

$f = f^D \Rightarrow$ Self dual f

Expression:


(i) SOP $\{a \rightarrow 1, \bar{a} \rightarrow 0\}$

$$\begin{aligned} f &= \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{c} \\ &= \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + ab\bar{c} \\ &= \sum m(101, 010, 100, 011) \\ &= \sum m(5, 2, 4, 6) \end{aligned}$$


(ii) POS $\{a \rightarrow 0, \bar{a} \rightarrow 1\}$

$$\begin{aligned} f &= (\bar{a} + b + c)(a + \bar{b} + \bar{c})(\bar{a} + c) \\ &= (\bar{a} + b + c)(a + \bar{b} + \bar{c})(\bar{a} + c + b\bar{b}) \\ &= (\bar{a} + b + c)(a + \bar{b} + \bar{c})(\bar{a} + c + b) \quad \text{same} \\ &= \prod M(100, 011, 110) \\ &= \prod M(4, 3, 6) \end{aligned}$$


** for KMAP don't use don't care unless required.




X (WRONG) X



Correct



X (WRONG) X
could be minimised more using 'x'



Correct

$\{a, b, c\}$
 $\{a, b, c\}$
 $\{a, b, c\}$

MICROPROCESSOR

Page : _____

Date : / /

* Architecture

- (i) ALU $\rightarrow$ $+/-*$ operations are performed.
- (ii) Registers $\rightarrow$ 6 general purpose ^{8 bit} B, C, D, E, H & L
- (iii) Accumulator $\rightarrow$ ① Part of ALU
② 8 bit
- (iv) Flags $\rightarrow$ ① Flip-Flops which are set/reset
② Z, S, P, CY, AC
(Parity) (Carry) (Aux carry)
- (v) Program Counter $\rightarrow$ ① 16 bit register
② Points the location from where next byte is to be fetched
- (vi) Stack Pointer $\rightarrow$ ① 16 bit register
② It points to a memory location in (R/W memory) or stack
- (vii) Instruction Register/Decoder $\rightarrow$ ① Current instruction to decode
- (viii) ADDRESS BUS CONTROL BUS
DATA BUS

① ~~O/P~~ ALE : Address latch enable

(i/p) READY : HIGH $\Rightarrow$ Memory/peripheral is ready to send/receive data

(i/p) HOLD : After control of Address & data bus temporarily.

(O/p) HOLDA : Indicates CPU has received HOLD request
HIGH $\rightarrow$ HOLD request

(i/p) INTR : Interrupt request

(O/p) INTA : Interrupt Acknowledge

(i/p) TRAP : Non-maskable restart interrupt.

(i/p) RESET IN : $\rightarrow$ Resets PC, INTR, HLDA FlipFlops

(O/p) RESET OUT : $\rightarrow$ System reset (CPU reset)

(O/P) IO/M

(I/P) SID

(O/P) SOD

Whether Read/Write is to memory
Serial input data line
Serial output data line

More examples:

I/P: $X_1, X_2, RD, WR, ADO-7$

O/P: ~~ADO-7~~ $A_6-A_1, RD, WR, Io, S, CLK$

Addressing Modes

(i) Immediate (Data is present in instr.)

~~MVI R, Data~~ (ii) Register (Data through registers)

(iii) Direct (Data from outside. devices $\rightarrow$ Accumulator)

(iv) Indirect (HL pair $\leftarrow$ address of data)

eg: **MVI R, data**
Immediate

MVI RD, RS
Register destination Source

Direct: **IN 00H**
OUT 01H

Indirect: ~~MOV~~ **MOV M, Rs**
MOV R0, M
MVI M, data

Types of Instruction based on size

(i) 1 byte inst. (**MOV C, A**) (**ADD B**) (**CMA**)

(ii) 2 byte inst. (**MVI A, Data**)

(iii) 3 byte inst. (**JMP 2085H**)

opcode $\rightarrow$ 1 byte

opcode + databyte $\rightarrow$ 2 byte

opcode + Data byte + Data byte $\rightarrow$ 3 byte
Address

Instruction Summary

Data Transfer Instructions

MOV	Copy from source to destination
MVI	Move immediate 8 bit
LDA	Load accumulator
LDAX	Load accumulator indirect
LXI	Load register pair immediate
LHLD	Load H and L registers direct
STA	Store accumulator direct
STAX	Store accumulator indirect
SHLD	Store H and L registers direct
XCHG	Exchange H and L with D and E
SPHL	Copy H and L registers to the stack pointer
XTHL	Exchange H and L with top of stack
PUSH	Push register pair onto stack
POP	Pop of stack of register pair
OUT	Output data from accumulator to a port with 8 bit address
IN	Input data to accumulator from a port with 8 bit address

Arithmetic Instructions

ADD	Add register or memory to accumulator
ADC	Add register to accumulator with carry
ADI	Add immediate to accumulator
ACI	Add immediate to accumulator with carry
DAD	Add register pair to H and L registers
SUB	Subtract register or memory from accumulator
SBB	Subtract source and borrow from accumulator
SUI	Subtract immediate from accumulator
SBI	Subtract immediate from accumulator with borrow
INR	Increment register or memory by 1
INX	Increment register pair by 1
DCR	Decrement register or memory by 1
DCX	Decrement register pair by 1
DAA	Decimal adjust accumulator

Control Instructions

NOP	No operation
HLT	Halt
DI	Disable interrupts
EI	Enable interrupts
RIM	Read interrupt mask
SIM	Set interrupt mask

Branching Instructions

JMP	Jump unconditionally
JC	Jump on carry
JNC	Jump on no carry
JP	Jump on positive
JM	Jump on minus
JZ	Jump on zero
JNZ	Jump on no zero
JPE	Jump on parity even
JPO	Jump on parity odd
CALL	Call unconditionally
CC	Call on carry
CNC	Call on no carry
CP	Call on positive
CM	Call on minus
CZ	Call on zero
CNZ	Call on no zero
CPE	Call on parity even
CPO	Call on parity odd
RET	Return unconditionally
RC	Return on carry
RNC	Return on no carry
RP	Return on positive
RM	Return on minus
RZ	Return on zero
RNZ	Return on no zero
RPE	Return on parity even
RPO	Return on parity odd
PCHL	Load program counter with HL contents
RST	Restart

Logical Instructions

CMP	Compare register or memory with accumulator
CPI	Compare immediate with accumulator
ANA	Logical AND register or memory with accumulator
ANI	Logical AND immediate with accumulator
XRA	Exclusive-OR register or memory with accumulator
XRI	Exclusive-OR immediate with accumulator
ORA	Logical OR register or memory with accumulator
ORI	Logical OR immediate with accumulator
RLC	Rotate accumulator left
RRC	Rotate accumulator right
RAL	Rotate accumulator left through carry

RAR Rotate accumulator right through carry
 CMA Complement accumulator
 CC Complement carry
 STC Set carry

10. 8085 Microprocessor Programs

Addition of Two 8 bit Numbers

Program

```

MVI C,00    Initialize C register to 00
LDA 4150    Load the value to accumulator
MOV B,A     Move the content of accumulator
            to B register
LDA 4151    Load the value to accumulator
ADD B       Add the value of register B to A
JNC LOOP    Jump on no carry
INR C       Increment value of register C
LOOP: STA 4152 Store the value of accumulator
            (sum)
MOV A,C     Move content of register C to
            accumulator
STA 4153    Store the value of accumulator
            (carry)
HLT        Halt the program
  
```

Observation

Input : 80 (4150)
 80 (4251)
 Output : 00 (4152)
 01 (4153)

Subtraction of Two 8 bit Numbers

Program

```

MVI C,00    Initialize C to 00
LDA 4150    Load the value to accumulator
MOV B,A     Move the content of accumulator
            to B register
LDA H,151   Load the value to accumulator
SUB B       Subtract the value of register B
JNC LOOP    Jump on no carry
CMA         Complement accumulator
            contents
  
```

```

INR A       Increment value in ac
INR C       Increment value in re
LOOP: STA 4152 Store the value of A in
            memory address
MOV A,C     Move contents of reg
            accumulator
STA 4153    Store the value of acc
            memory address
HLT        Terminate the program
  
```

Observation

Input : 06 (4150)
 02 (4251)
 Output : 04 (4152)
 01 (4143)

Multiplication of Two 8-bit Numbers

Program

```

MVI D,00    Initialize register D to 00
MVI A,00    Initialize accumulator
            to 00
LXI B,4150  Load the first number in B
MOV B,M     Get the first number in B
INX H       Increment H
MOV C,M     Get the second number in
            register
LOOP: ADD B  Add content of A register
            to register B
JNC NEXT    Jump on no carry to next
INR D       Increment content of register D
NEXT: DCR C Decrement content of register C
JNZ LOOP    Jump on no zero to address
STA 4152    Store the result in memory
MOV A,D     Move the MSB of result to
            memory
STA 4153    Store the MSB of result in
            memory
HLT        Terminate the program
  
```

Observation

Input : FF (4150)
 FF (4151)
 Output : 01 (4152)
 FE (4153)

ADC & DAC

Page: _____


Date: / /

DAC

(i) Weighted register

(Sabse jyada resistance)

LSB




(Sabse kam resistance)

MSB

Apply V_{th} for V_o

(ii) R-2R ladder



LSB


(Sabse jyada current)

MSB

(Sabse kam current)

Simplified ckt.

MSB (sabse kam V_o)



LSB (sabse jyada V_o)

$R_{eq} = R$ if 2R is above 3R 2R equivalent

** for step size $b_1 = b_2 = b_3 = 0$, $b_0 = 1$, $V_o = SS$

** No. of steps = $2^n - 1$


** F.S.O. = $SS \times \text{No. of steps}$
(full scale op) (step size)

** Resolution = $\frac{1}{\text{No. of steps}} = \frac{\text{Step size}}{\text{F.S.O.}}$
unitless

If resolution is given in V $\Rightarrow$ it is step size

** Step size is defined as o/p v/o which we get with first input step (0001)

ADC



eg: $\frac{3V_{CC}}{8} < V_a < \frac{5V_{CC}}{8}$

C_1	C_2	C_3	C_4
1	1	0	0

Disadvantages:

(i) High no. of comparators are required

Adv:

(i) Fastest ADC & hence known as Flash ADC or Simultaneous comparator ADC

(ii) Conversion time = T_c [T_{clk}]

rest ADC $\rightarrow$ later.