



☆ P-N Junction Diode:

* Open circuited P-N Junction Diode:




(A) Without Barrier.



(B)

DR / SCR / TR (I.I.)



(C) With Barrier.

n_{po}, p_{no} : Initial thermally generated minority carrier concentration.

$\oplus$: Donor atom with excess electron (Neutral).

$\oplus$: Donor Ion (+ve charge).

$\bullet$: Excess electron.

$\ominus$: Acceptor atom with excess hole (Neutral).

$\ominus$: Acceptor Ion (-ve charge).

$\circ$: Excess Hole.

$\Rightarrow$ Fig- (A) Shows internal structure of an open circuited P-N Diode, which is just then created.

* First explanation for formation of barrier.

$\Rightarrow$ In fig - (A) due to difference in concentration diffusion of charge carriers start. Hence EHP recombination occurs hence +ve & -ve ions get created at centre hence fig - (A) becomes (B). In fig - (B) Post diffusion opposites present diffusion indirectly. Though opposition exist since concentration gradient of charge carrier is large

With difficulty diffusion may continue. Hence again recombination occurs and again Ions get created. Hence fig-③ becomes ④. As diffusion continues opposition to further diffusion increases. Hence after some time diffusion comes to halt. (fig-⑤).


→ The central +ve & -ve immobile Ions (I.I) oppose diffusion hence called barrier. The size of barrier (1 μm) is very small compare to size of diode (width 0.5 cm). Barrier is not having charge carriers. & hence called depletion region (D.R). Barrier is the only region having Ions hence called space charge region (SCR). Barrier is separating two Neutral areas hence called Transition region (T.R).

→ W : width of depletion region

x_{no}, x_{po} : Penetration of depletion region into n, p sides.

→ From fig-⑤

$$W = x_{no} - (-x_{po}) = x_{no} + x_{po} \quad \text{--- ①}$$



* Application:

- ① Switch.
- ② Voltage Variable capacitor.

→ Barrier opposes the flow of majority carriers but supports the flow of minority carriers

<u>* Direction of Flow of charge carrier.</u>	<u>Type of Current</u>	<u>Direction of current.</u>
⇒	e^- diffusion	
⇒	Hole diffusion	
⇒	e^- DRIFT	
⇒	Hole DRIFT	

⇒ Majority carrier gives diffusion current (solid line).

⇒ Minority carriers give drift current (dotted line).

- X : Net diffusion current (e^- + hole diffusion).
- Y : Net Drift current (e^- + hole drift).
- Z : Net current = $X - Y$.

* Second explanation for formation of Barrier:

⇒ Drift current opposes diffusion current. But if drift less than diffusion, diffusion continues. If diffusion continues then EHP recombination occurs and ions get created at centre which attract minority carrier and increases drift current. As long as drift is less than diffusion, diffusion continues. As long as diffusion continues, drift goes on increasing. At some time drift and diffusion become equal in magnitude but since opposite in direction net current becomes zero. i.e. diffusion comes to a halt. (fig ①).

→ Across +ve and -ve ions existing inside depletion region internally electric flux lines get developed which induced a voltage V_0 (or) electric field E_0 which are responsible for drift current.

→ Open circuited Contact Potential,

$$V_0 = KT \ln \left(\frac{N_D N_A}{n_i^2} \right) \text{ (V)} \quad (2)$$

→ Open circuited electric field intensity,

$$E_0 = - \frac{q N_D x_{no}}{\epsilon} = - \frac{q N_A \cdot x_{po}}{\epsilon} \text{ (V/m)} \quad (3)$$

⇒ Total -ve charges lost in the depletion region of n-side is equal to total +ve charges lost in the depletion region of p-side.

$$N_D x_{no} \cancel{A} = N_A x_{po} \cancel{A}$$

$$\Rightarrow \boxed{N_D x_{no} = N_A \cdot x_{po}} \quad (4)$$

$$\Rightarrow \boxed{x_{no} = \frac{N_A}{N_D + N_A}} \quad (5)$$

$$\boxed{x_{po} = \frac{N_D}{N_D + N_A}} \quad (6)$$

$\Rightarrow$

$$\omega = \sqrt{\frac{2\epsilon V_B}{q} \left[\frac{1}{N_D} + \frac{1}{N_A} \right]} \quad - (7)$$

$\Rightarrow$ Penetration of depletion region into n-side is proportional to doping of p-side and vice-versa.

$$V_B = V_0 - V$$

+ve $\rightarrow$ FB.
-ve $\rightarrow$ P.S

V_0 : Built-in Potential (or) Barrier (or) Contact pt.

V : applied Voltage

Note - (1):

$\Rightarrow$ Depletion region penetrates equally into n- & p-sides for equal dopings & it penetrates unequally for unequal dopings.

$$N_D = N_A \longrightarrow x_{no} = x_{po}$$

$$N_D \neq N_A \longrightarrow x_{no} \neq x_{po}$$

Note - (2):

$\Rightarrow$ Depletion region penetrates more into lightly doped side.

$$N_D > N_A \longrightarrow x_{po} > x_{no}$$

Note - (3)

$\Rightarrow$ Penetration of depletion region into heavily doped side of a single sided (or) one sided diode can

be neglected.

→ In one sided diode, one side is heavily doped compared to other side hence most of the current is given by only one side. i.e. heavily doped side.




$$x_{p0} = \frac{w N_D}{N_D + N_A} \approx w$$

$$N_D \gg N_A$$

$$w = x_{n0} + x_{p0}$$


$$\rightarrow x_{n0} \approx 0$$




→ A circuit symbol should identify the no. of terminals and name of terminal.

→ Vertical line represents N , triangular place represent P . The direction of arrow shows the direction of current when the diode is forward biased.

* Forward Biased:



$\Rightarrow$



$\Rightarrow$ If the voltage given to p-side is more positive than n-side then diode is said to be Forward biased.

$\Rightarrow$ Due to polarities of forward biased charge carriers get depleted and enter into open circuited depletion region due to which immobile ions get back their lost charge carriers become neutral and move to undepleted


region hence width of depletion region decreases (w') compared to open circuit (w). Due to decrease in ions V_0 (V) and E_0 (eV) decrease by V_g .

⇒ Cut-in Voltage (V_{ci}) offset voltage (V_{ci}) break-point voltage (V_{ci}) threshold voltage (V_{ci}) firing point voltage V_r is defined as minimum forward bias to be given across a P-N junction for current to exist.

⇒ Majority carrier diffusion supports flow of currents. Hence magnitude of current is large i.e. (mA (V_{ci}) A) and the direction is from p to n.


⇒ To the left and right drift current exist. To the centre diffusion current exist. But diffusion is important. Using which central barrier can be crossed which was opposing current in open circuit case.

* Reverse Biased:



$V_0(V) \uparrow$
 $E_0(eV) \uparrow$

⇒



⇒ Due to Polarities of reverse biased
 neutral atoms adjusted to open circuited
^{depl} region loose charge carriers become
 immobile ions and move to depletion
 region hence width of depletion region
 increases (w') compared to open circuit
 (w).

⇒ Due to increase in Ion, V_0 (Volts)
 and E_0 (eV) increase by V_b .

→ Minority Carrier drift Support flow of current hence less current, μA for Ge and nA for Si flows. Direction is N to P.

→ Increase in reverse bias, increases width of depletion region but thermally generated minority carriers are constant. Hence, reverse current is independent of reverse Voltage called Reverse Saturation Current I_0 . i.e.

$$\frac{dI_0}{dV} = 0.$$

→ I_0 physically flows from N-to-P but shown P-N hence negative.

⇒ Increase in temp. increases EHP generation and minority concentration hence I_0 increases. i.e.

$$\frac{dI_0}{dT} > 0$$


* Volt - Ampere (V-I) characteristics:

⇒ I is defined as current flowing through the diode from P- to N.

⇒ V is defined as Voltage across terminals of diode with positive at P side.

⇒ Peak - Inverse Voltage (PIV) is defined as maximum reverse bias that can be safely applied across a P-N diode.

⇒ Dotted line in the graph is non-operable region. ✓




⇒

$$I = I_0 \left(e^{\frac{V}{nV_T}} - 1 \right)$$


$n = 1$ Ge.
 $= 2$ Si.

FB : $V = +ve$: If $e^{V/nV_T} \gg 1$ Then $I = I_0 e^{V/nV_T}$

RB : $V = -ve$: if $e^{V/nV_T} \ll 1$ then $I = -I_0$



Q Given $V-I$ characteristics of P-N Diode. Comment on whether it is Si or Ge Diode?



Soln: Current eqn of diode is modified to a ratio

$$\frac{I_2}{I_1} = \frac{I_0 (e^{V_2/nV_T} - 1)}{I_0 (e^{V_1/nV_T} - 1)}$$

$$\therefore \frac{10}{0.01} = \frac{e^{\frac{V_2}{nV_T}}}{e^{\frac{V_1}{nV_T}}} \quad (\because \text{neglect } -1)$$

$$\therefore 1000 = e^{\frac{(V_2 - V_1)}{nV_T}}$$

$$\therefore 1000 = e^{\frac{0.35}{n \times V_T}}$$

$$\therefore 6.9 = 0.35 \times \frac{1}{n \times 0.026}$$

$$n = \frac{13.46}{6.9}$$

$$\therefore \boxed{n = 1.95} \approx 2 \text{ is matches for silicon.}$$

So, Diode is made up of silicon.

Note:

$\overline{F} \rightarrow$ For Practical application ~~is preferred~~
Si diode is preferred than Ge diode
due to following reason.

$$\textcircled{1} I_0 \text{ of Ge } (\mu A) > I_0 \text{ of Si (nA)}$$

$\rightarrow$ Hence Si diode act as better switch.

$$\textcircled{2} E_a \text{ of Ge} < \text{Si.}$$


$\rightarrow$ Hence, Si diode gives better operatable

thermal range.

	Switch	
	Ge	Si
300°K :	✓	✓
400°K :	X	✓
500°K :	X	X

③ PIV of Ge < Silicon.

→ Hence, si diode gives better operatable range.



④ For si Diode abundant raw material available.

→ Reasons ①, ② & ③ are called primary reason and ④ is secondary reason.

→ The above explanation is valid for any electronic device as specially high power devices like SCR, DIAC, TRIAC etc. will be made up of si since si can withstand higher temp.

* Diode Resistances:

→ Dc (or) Static Resistance,

$$R_{oc} = \frac{V}{I}$$

→ Ac (or) Dynamic Resistance,

$$\rightarrow r_{ac} = \frac{dV}{dI} = \frac{1}{\tan \phi} = \frac{1}{\tan \phi}$$

$$\rightarrow \begin{cases} r_{ac} = (nV_T / I) & \rightarrow \text{For F.B. only.} \\ r_{ac} = \frac{nV_T}{I_0} \cdot e^{-V/nV_T} & \rightarrow \begin{cases} \text{For F.B. \& } \\ \uparrow \\ V = +ve \\ \text{R.B.} \\ V = -ve \end{cases} \end{cases}$$

Q A Ge diode has $I_0 = 30 \mu A$ at $125^\circ C$.
Find dynamic resistance under Pass

(i) Forward biased at $0.2 V$.

(ii) Reverse biased at $0.2 V$.

Soln:

$$r_{ac} = \frac{nV_T}{I_0} \cdot e^{-V/nV_T}$$

$$n = 1, \quad V_T = 0.026 V, \quad I_0 = 30 \mu A$$

Note: $V_T = 0.026 V$ is valid only

at $27^\circ C$. At $125^\circ C$

$$V_T = \frac{T^\circ K}{11,600}$$

$$\therefore V_T = \frac{273K + 125}{11,600}$$

$$V_T = 0.0343 \text{ V}$$

$$(i) \quad V = +0.2 \text{ V}$$

$$R_{ac} = \frac{n V_T}{I_0} \cdot e^{\frac{V}{-n V_T}}$$

$$= \frac{1 \times 0.0343}{30 \times 10^{-6}} \cdot e^{-\frac{0.2}{1 \times 0.0343}}$$

$$\boxed{R_{ac} = 3.356 \, \Omega}$$

$$(ii) \quad V = \ominus 0.2 \text{ V.}$$

Remember

$$\therefore R_{ac} = \frac{1 \times 0.0343}{30 \times 10^{-6}} \cdot e^{\frac{0.2}{1 \times 0.0343}}$$

$$\boxed{R_{ac} = 3.89 \text{ M}\Omega \times 10^5}$$

$$\therefore \boxed{R_{ac} = 389.5 \text{ K}\Omega}$$

Q The reverse biased Saturation Current of a silicon P-N diode is $1 \mu\text{A}$. determine its a.c. resistance if 0.4 V of forward bias is applied.

Soln:


$$R_{ac} = \frac{n V_T}{I}$$

$$\Rightarrow r_{ac} = \frac{n V_T}{I_0 (e^{V/nV_T} - 1)}$$


$$= \frac{2 \times 0.026}{10^{-6} \times \left(e^{\frac{0.4}{2 \times 0.026}} - 1 \right)}$$

$$\therefore \boxed{r_{ac} = 23.74 \, \Omega}$$






* Equivalent circuit:



$\Rightarrow R_{NET}, V_{NET}$: Resistance, Voltage of a N.W.




V vs I

Name	Characteristics	Equivalent Ckt	Cond ⁿ
① Piecewise Linear model			R_{NET} $>> r_f$
② Simplified piecewise linear model			R_{NET} $>> r_f$
③ Ideal model			R_{NET} $>> r_f$ V_{NET} $>> V_r$

⇒ In the above equivalent ckt +ve of V_r should match with P-side of diode.

⇒ The above eqⁿ ckt are valid only for forward biased diode for a reverse bias diode eqⁿ ckt in all the three model is open ckt.


Q Determine Q-Point in the given CKT.
Assume ideal diode.



Solⁿ:

Note:

→ Q-Point is defined as intersection of load line with V-I chara.



By KVL,

$$\therefore 10 = V_D + 1000 I_D.$$

$$\rightarrow V_D = 0$$

$$\text{So, } 10 = 0 + 1000 I_D$$

$$\boxed{I_D = 10 \text{ mA}} \quad (: \text{A}).$$

$$\rightarrow I_D = 0.$$

$$\text{So, } \boxed{V_D = 10 \text{ V}} \quad (: \text{B}).$$

⇒ Slope of AB line is controlled by load R_L . hence called load line.

$$\text{Q-Point} = (V_{DQ}, I_{DQ}) = (0, 10 \text{ mA}).$$

Q A diode whose V-I characteristics as shown in fig-a is connected as in fig-b calculate I' .





fig-a




Soln:

$$V_r = 0.7 \text{ V}$$

$$R_f = \frac{(0.9 - 0.7) \text{ V}}{(0.2 - 0) \text{ A}} = \frac{0.2}{0.2} = 1 \Omega$$

eqn (Kt):



$$I' = 0.1 \text{ A}$$


By KVL, $10 - 0.7 = I' (1 + g_2)$.

$$\therefore I' = \frac{9.3}{g_3} = 0.1 \text{ A}$$

* Fermi level:

⇒ Existing electron in conduction band and non-existing electron in valance band both can support current. Hence to comment on conductivity of a semiconductor we should be able to know the existence (or) non-existence of electron at a given energy level. To comment on this, Fermi direct distribution (or) Fermi direct probability distribution is define as.

$$f(E) = \frac{1}{1 + e^{(E - E_F)/KT}} \quad \text{--- (1)}$$



$$f(E_1) = 0.$$

$$f(E_2) = 1.$$

$$f(E_3) = 0.$$

$$f(E_4) = 1.$$

⇒ $f(E)$ probability of existence of electron at an allowed energy level E ($0 \leq f(E) \leq 1$).


→ E_F : Fermi energy level (imaginary).

Comments on 50% occupancy.

→ k : Boltzmann constant in $\text{eV}/^\circ\text{K}$.

T : Temp. in $^\circ\text{K}$.

* Fermi level in Intrinsic semiconductor



$$\Rightarrow \underline{T = 0^\circ\text{K}}$$
$$E > E_F \rightarrow f(E) = \frac{1}{1 + e^{+\infty}} = 0.$$

$$E < E_F \rightarrow f(E) = \frac{1}{1 + e^{-\infty}} = 1.$$

$$\Rightarrow \underline{T \neq 0^\circ\text{K}}$$

$$E = E_F \rightarrow f(E) = \frac{1}{1 + e^0} = \frac{1}{2} \text{ (OR) } 50\%.$$

→ At 300 K EHP generation occurs and electron goes to conduction band leaving a hole in valance band as in fig-②




Fig-②

→ By integrating $f(E)$ from E_c along with other term with $E > E_c$ we get free electron concentration n

$$n = N_c e^{-(E_c - E_F) / kT} \quad \text{--- ②}$$

where

$$N_c = 2 \left(2\pi m_n kT / h^2 \right)^{3/2} = 4.8 \times 10^{15} (m_n T / m)^{3/2} \text{ cm}^{-3} \quad \text{--- ③}$$

→ $1 - f(E)$ is Prob. of non existence of electron at an energy level E in conduction band (or) valance band. It is also Prob. of existence of hole at an energy level E in valance band only.

⇒ By integrating $1 - f(E) g_v$ along with some other terms with $E \leq E_v$ we get hole concentration p ,

$$\rightarrow p = N_v \cdot e^{-\frac{(E_F - E_v)}{kT}} \quad \text{--- (4)}$$

$$\rightarrow N_v = 2 \left(2\pi m_p kT / h^2 \right)^{3/2} = 4.82 \times 10^{15} (m_p T / m)^{3/2} \text{ cm}^{-3} \quad \text{--- (5)}$$

→ N_c, N_v : Densities of energy states at conduction, valance Band. They are constants. dependent on temp. and independent of doping.

→ m_n, m_p : effective mass of electron, hole,

→ m : mass of electron.

→ k : Boltzmann constant in $\text{eV}/^\circ\text{K}$.

→ $\bar{k}$: Boltzmann constant in $\text{J}/^\circ\text{K}$.

→ T : Temp. in $^\circ\text{K}$.

→ h : Planck's Constant.

⇒ For intrinsic semiconductor $n=p$. Substitute in (2) & (4) we get,

$$E_{Fi} = \left(\frac{E_c + E_v}{2} \right) - \frac{kT}{2} \ln \left(\frac{N_c}{N_v} \right) \quad \text{--- (6)}$$

⇒ If $m_n = m_p$, then

$$E_{Fi} = \frac{(E_c + E_v)}{2} \quad \text{--- (7)}$$

i.e. intrinsic Fermi level lies at the centre of forbidden band if $\underline{m_n = m_p}$.

→ If lies above (or) below the centre if $m_n \neq m_p$.

→ Substituting (2) & (4) in (1), to $n \cdot p = n_i^2$ we get.

→

$$E_g = kT \ln \left(\frac{N_c \cdot N_v}{n_i^2} \right) \quad \text{--- (8)}$$

* Fermi level in Extrinsic Semiconductor

→ At room temp. probability of existence of electron in conduction band of n-type semiconductor is more than prob. of existence of electron in conduction band of intrinsic semiconductor. Hence, fermi level moves closer to conduction band in n-type than intrinsic.

⇒ For n-type semiconductor $n_n \approx N_D$.

from eqⁿ - (2)


$$E_{Fn} = E_c - kT \ln (N_c / N_D) \quad \text{--- (9)}$$

⇒ For p-type semiconductor $p_p \approx N_A$.

from eqⁿ - (4)

$$E_{Fp} = E_v + kT \ln (N_v / N_A) \quad \text{--- (10)}$$

→ As doping concentration increases in n-type ~~carrier~~ (p-type). Fermi level moves closer and closer to conduction band (valance band) and may coincide with edge of conduction band E_c (edge of valance band E_v) and may even penetrate into conduction band (valance band).



⇒ N-Type:

(300°K)

$$E_{Fn} = E_c - kT \ln \left(\frac{N_c}{N_D} \right).$$

$$N_D : N_D < N_c \longrightarrow E_{Fn} < E_c.$$

$$N_D \uparrow : N_D = N_c \longrightarrow E_{Fn} = E_c.$$

$$N_D \uparrow \uparrow : N_D > N_c \longrightarrow E_{Fn} > E_c.$$

→ As Temp. increases Fermi level moves closer to centre of forbidden band in both n- & p-type semiconductors.

$$\rightarrow \boxed{E_{Fn} - E_{Fi} = kT \ln (N_D / n_i)} \quad \text{--- (11)}$$

$$\boxed{E_{Fi} - E_{Fp} = kT \ln (N_A / n_i)} \quad \text{--- (12)}$$

Q In a p-type semiconductor fermi level lies 0.04 eV above valance band. find New location of fermi level if acceptor concentration is doubled.

Solⁿ: equating p_p to N_A in eqn - (4) we get.

$$N_A = N_V \cdot e^{\frac{-(E_F - E_V)}{kT}}$$

$$\therefore \frac{N_{A1}}{N_{A2}} = \frac{e^{\frac{-(E_{FP1} - E_V)}{kT}}}{e^{\frac{-(E_{FP2} - E_V)}{kT}}}$$

$$N_{A2} = 2N_{A1}$$

$$2 = e^{\frac{-(E_{FP2} - E_V)}{kT}} + \left(\frac{E_{FP1} - E_V}{kT} \right)$$

$\begin{array}{c} 0.04 \text{ eV} \\ \downarrow \quad \downarrow \\ E_{FP1} - E_V \end{array}$

$$e^{\frac{-0.04 \text{ eV}}{0.026}} \times 2 = e^{\frac{-(E_{FP2} - E_V)}{kT}}$$

$$\therefore e^{\frac{-(E_{FP2} - E_V)}{kT}} = 2 \times 0.2145$$

$$\therefore 2.33 = e^{\frac{(E_{FP2} - E_V)}{KT}}$$

$$\therefore \boxed{E_{FP2} - E_V = 0.022 \text{ eV.}}$$

Ans: New fermi level lies 0.022 eV above E_V .

Q In n-type semiconductor Fermi level lies 0.3 eV below E_C at 300 K. find new location of fermi level at 330 K. assume N_C to be constant.

Solⁿ:

$$E_C - E_{Fn} = 0.3 \text{ eV.}$$

from eqn - (9)

$$E_C - E_{Fn} = KT \ln \left(\frac{N_C}{N_D} \right).$$

$$\therefore \frac{E_C - E_{Fn2}}{E_C - E_{Fn1}} = \frac{\cancel{KT_2} \ln \left(\frac{\cancel{N_C}}{\cancel{N_D}} \right)}{\cancel{KT_1} \ln \left(\frac{\cancel{N_C}}{\cancel{N_D}} \right)}$$

$$\therefore \frac{E_C - E_{Fn2}}{0.3 \text{ eV}} = \frac{330}{300}$$

$$\therefore \boxed{E_C - E_{Fn2} = 0.33 \text{ eV.}}$$

Ans: New fermi level lies 0.33 eV below E_C .

☆ Fermi Level in open circuited

P-N Diode:

⇒ Fermi level is constant throughout the length of open circuited P-N diode.


⇒ Fermi level constant for an open circuited P-N Diode is valid at any P-N junction of any electronic device it is not constant for Forward biased (or) Reverse biased.

⇒ E_0 (electron volts) (ev). is defined as shift between edges of conduction band and valance band of P & N sides.

⇒ V_0 (V) & E_0 (ev) (or) Numerically equivalent

$$E_0 \text{ (ev)} = E_1 + E_2 = kT \ln \left(\frac{N_A N_D}{n_i^2} \right).$$

$$= E_{cp} - E_{cn} = E_{xp} - E_{xn}.$$



⇒ Using eqn- (11) & (12) of fermi level discussion.

$$E_1 = kT \ln (N_A / n_i)$$

$$E_2 = kT \ln (N_D / n_i)$$

Q For a germanium diode calculate fermi-level position in p-region. w.r.t. intrinsic fermi level. given,

$$N_D = 10^{16} \text{ cm}^{-3}$$

$$E_F / kT$$

$$N_A = 3 \times 10^{18} \text{ cm}^{-3}$$

$$n_i = 2.5 \times 10^{13} \text{ cm}^{-3}$$

Soln:

$$E_i = kT \ln (N_A/n_i).$$

$$\therefore E_i = 0.026 \ln \left(\frac{3 \times 10^{18}}{2.5 \times 10^{13}} \right).$$

$$E_i = 0.304 \text{ eV.}$$

[a] In a p-n diode width of depletion region under open ckt condⁿ is $0.334 \mu\text{m}$. Calculate penetration of depletion region into p-side and E_0 electric field intensity given

$$N_D = 10^{16} \text{ cm}^{-3}.$$

$$N_A = 4 \times 10^{18} \text{ cm}^{-3}.$$

$$\epsilon = 104.43 \times 10^{-14} \text{ F/cm.}$$

Soln:

$$x_{p0} = \frac{W \cdot N_D}{N_D + N_A}.$$

$$\therefore x_{p0} = \frac{0.334 \times 10^{-6} \times 100 \times 10^{16}}{10^{16} + 400 \times 10^{16}}$$

$$x_{p0} = 0.0833 \times 10^{-6}$$

$$\therefore x_{p0} = 0.0833 \times 10^{-6}$$

$$x_{p0} = 8.33 \times 10^{-8} \text{ cm.}$$


$$\Rightarrow E_0 = \frac{-q \cdot N_A \cdot x_{p0}}{\epsilon}$$

$$= \frac{-1.6 \times 10^{-19} \times 4 \times 10^{18} \times 8.33 \times 10^{-8}}{104.43 \times 10^{-14}}$$

$$\therefore E_0 = -0.5 \times 10^5 \text{ eV/cm.}$$

$$\therefore E_0 = -50 \text{ kV/cm.}$$

* Generation and Recombination of Charge Carriers:



⇒ During EHP generation a bound e^- becomes free and a hole is created both of them support current.

⇒ During EHP recombination one free e^- becomes bound and one hole disappears hence current decreases.

⇒ Life-time for e^- , hole τ_n, τ_p is defined as duration of time during which an e^- , hole support current

⇒ Diffusion length for e^- , hole L_n, L_p is defined as distance travelled by an e^- , hole during their corresponding life times given by $L_n, L_p =$

$$L_n = \sqrt{D_n \tau_n} \quad \&$$

$$L_p = \sqrt{D_p \tau_p}.$$

* Variation of minority Carrier Concentration.

⇒ P_{n0} : Initial thermally generated minority carrier concentration.


⇒ $P_n'(t), P_n'(x)$: excess hole concentration at any time t , distance x generated due to illumination. (light rays).

⇒ $P_n(t), P_n(x)$: total hole concentration at any time t , distance x .


⇒ In fig- (A) & (B), an n-type semiconductor is considered in which due to room

temp. EHP generation has occurred and P_{n0} holes are generated.

⇒ Fig-(A):- with time:



→



→ ON to a n-type semiconductor having P_{n0} holes. Some illumination is allowed to fall uniformly starting from a time of $-T'$ due to which again EHP

generation occurs and again holes are generated which get added to P_{n0} .
hence hole concentration increases.

→ At a time of 0 sec, illumination is switched off. A hole recombine after τ_p sec. Hence hole concentration decreases.

→ A hole generated due to illumination once recombine can not regenerate because illumination is switched off. whereas a hole generated due to room temp. after recombination regenerates since temp. is in on condition. Hence decreases in concentration stops at P_{n0} .

$$P_n(t) = P_{n0} + P_n'(0) e^{-t/\tau_p}$$

$$t=0: P_n(0) = P_{n0} + P_n'(0) \cdot e^{-0} = P_{n0} + P_n'(0)$$

$$t=\infty: P_n(\infty) = P_{n0} + P_n'(0) \cdot e^{-\infty} = P_{n0}$$

→ % increase in minority carrier concentration $\downarrow$ is very much greater than % increase in majority carrier



Concentration.

N-Type:

	(Temp.)	(Illumi.)
	<u>I.T.</u>	<u>B.B.</u>
e^- :	$\frac{100}{100}$	$\frac{10}{10} \xrightarrow{9.1} \sqrt{10}$
Hole :	$\frac{-}{10} \xrightarrow{100\%} \frac{10}{10}$	

$\Rightarrow$ Fig- (B) With distance:


$\Rightarrow$ ON to an n-type semiconductor having P_{n0} holes some illumination is allow to fall only at left side. Considered at distance zero. and matches with origin. Due to which again EHP generation occurs and again holes are generated which get added to P_{n0} . Hence hole concentration increases to left side, due to difference in concentration hole diffuse from higher to lower concentrated area. after travelling L_p distance a hole recombines hence hole concentration decreases.



Q An N-type silicon bar is illuminated at one end ($x=0$). The minority carrier concentration variation is as shown given $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$. Calculate

(A) e^- concentration.

(B) Diffusion length for holes.



Soln:

① $n_{n0} = n_i^2 / P_{n0}$

$$= \frac{(1.5 \times 10^{10})^2}{1 \times 10^8}$$

$$n_{n0} = 2.25 \times 10^{12} \text{ cm}^{-3}$$

② $L_p = ?$

$$P_n'(x) = P_n'(0) e^{-x/L_p}$$

assume $x = 0.2 \text{ mm}$: $\frac{1}{e} \times 10^8 = (2 \times 10^8 - 1 \times 10^8) e^{-0.2 \text{ mm}/L_p}$

$$\Rightarrow L_p = 0.2 \text{ mm}$$

③ What fraction drift current is due to electrons in pure germanium given

$$\mu_n = 3800 \text{ cm}^2/\text{v-sec}$$

$$\mu_p = 1800 \text{ "}$$

Soln:

drift current $I = nq\mu_n EA + p q \mu_p EA$

→ Pure glomennium $\Rightarrow$ Intrinsic

hence, $n = p = n_i$.

$$\rightarrow \frac{I_n}{I_n + I_p} \times 100 = \text{---} \textcircled{1}$$

→ Substitute I_n and I_0 from Eqn- ② into

$$\frac{I_n \times 100}{I_n \times I_p} = \frac{n_{i-q} \cdot I_n EA \times 100}{n_{i-q} I_n EA + n_{i-q} N_p EA}$$



$$= \frac{\ln 100}{\ln 10}$$

$$= \frac{3800}{3800 * 1800} \times 100$$

$$= 67.85\%$$

Note:

→ For practical application n-type devices like n-p-n transistor, n-channel JFET, induced n-channel MOSFET etc are preferred over corresponding p-type devices, since n-type devices work-out cheaper.



$$\Rightarrow I = \underbrace{n q \mu_n E A}_{I_{E(NPN)}} + \underbrace{p q \mu_p E A}_{I_{E(PNP)}} \quad \text{COST} \uparrow$$

$$I_{E(NPN)} > I_{E(PNP)}.$$

Q Calculate change in contact potential if doping on n-side is increased by a factor of 1000 and doping on p-side is unaffected.

Solⁿ:

$$V_0 = K T \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$V_0 = 0.026 \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right).$$

$$\rightarrow V_{02} - V_{01} = K T \ln \left(\frac{N_{A2} \cdot N_{D2}}{n_i^2} \right) - K T \ln \left(\frac{N_{A1} \cdot N_{D1}}{n_i^2} \right).$$

$$= K T \left[\ln \left(\frac{N_{D2} \cdot N_{A2}}{n_i^2} \right) - \ln \left(\frac{N_{D1} \cdot N_{A1}}{n_i^2} \right) \right].$$


$$\therefore V_{02} - V_{01} = kT \ln \left(\frac{N_{02} \cdot \cancel{N_{A2}}}{\cancel{n_i^2}} \times \frac{\cancel{n_i^2}}{N_{001} \cdot \cancel{N_{A1}}} \right).$$

$$\therefore V_{02} - V_{01} = kT \ln \left(\frac{1000 \cancel{N_{01}}}{\cancel{N_{01}}} \right). \quad (\because N_{A1} = N_{A2}).$$

$$\therefore \boxed{V_{02} - V_{01} = 0.179 \text{ V.}}$$

Q Calculate a Voltage across a si diode if 90% reverse saturation current is flowing in forward bias

Soln:



$$I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore 0.9 I_0 = I_0 (e^{\frac{V}{2 \times 0.025}} - 1).$$

$$1.9 = e^{\frac{V}{0.052}}.$$

$$\boxed{V = 0.03337 \text{ V}}$$

$$\Rightarrow \boxed{V = 33.37 \text{ mV}}$$

Q find Voltage at which reverse current in a Ge diode will reach 90% of its saturation value.

Soln:



$$\therefore I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore -0.9 \cancel{\text{mA}} = \cancel{\text{mA}} (e^{V/nV_T} - 1).$$

$$\boxed{V = -59.86 \text{ mV}}$$

Note: While substituting a value for an entity, substitute along with sign while calculating the value of an entity don't disturb the existing sign.

☆ ZENER DIODE:

→ V_Z : Knee (or) breakdown Voltage.



$I_{Z(\min)}$: Knee (or) minimum current.

R_Z : dynamic reverse breakdown Resistance.

NBO: Non breakdown.


→ Zener diode is named after its inventor C. Zener. In the ckt symbol, Z differentiates Zener diode from PN diode. The direction of arrow shows the direction of flow of current when the diode is forward bias. PN, Zener and Tunnel diodes are two terminal devices, Identical in construction with only difference in ~~in~~ doping concentration.

→ In PN $1 \text{ IN } 10^8$, In Zener $1 \text{ IN } 10^5$ and In Tunnel $1 \text{ IN } 10^3$. the forward and Reverse char. of Zener diode are identical to forward and reverse char. of PN diode except that Zener diode can be operated in Reverse BD whereas P-N diode should not be operated in Reverse B.D.




Practical

$$r_z = \Delta V_Z / \Delta I_Z$$



Ideal


$$r_z = 0$$



⇒ Zener Break down:


→ Due to applied reverse biased a large electric field gets developed across Zener diode which pull out charge carrier by breaking covalent bonds and making atoms ions called field ionization. Minority charge carrier thus generated are responsible for large current. This breakdown occurs in relatively more doped step junction diodes at $V_Z < 6V$

With $\frac{dV_Z}{dT} = -0.1\% / ^\circ C$



⇒ Avalanch Break down:

→ ~~Ken~~



⇒ $1 \rightarrow 2 \rightarrow 4 \rightarrow 8 \rightarrow 16 \rightarrow \dots$

Carrier multiplication

Avalanch multiplication

→ Impact

Ionization.

→ A thermally generated charge carrier gets attracted towards opposite polarities of applied reverse biased gain kinetic energy and collides with an atom on the way and transfers its kinetic energy to a valance shell electron of the atom and push that electron to conduction band and makes it free thus one free carrier becomes two. The process repeats further and due to carrier (or) avalanche multiplication voluminous carriers are generated which are responsible for large current. Due to collision an atom becomes ion called Impact Ionization. This breakdown occurs in relatively less doped linear junction diodes at $V_Z > 6V$ with $\frac{dV_Z}{dT} = +0.1 \text{ } ^\circ\text{C}^{-1}$.

✓
 ⇒ In the above equivalent ckt, +ve of V_Z should be matched with n-side of diode.

⇒ The above equivalent ckt are valid only for reversed biased zener

diode. for a forward bias zener diode use any of the three forward biased eqn ckt of P-N Diode.

* Voltage Regulator:

$\Rightarrow$ A Voltage regulator should maintain constant voltage across terminals of load irrespective of fluctuation in load (or) supply.

$\Rightarrow$ A Zener diode can act as voltage regulator if it is operated in reverse breakdown for which the following condition to be satisfied.

(i) Current through zener diode should be greater than (or) equal to I_{zmin} .

(ii) Voltage across terminals of zener diode should be V_Z , BD Voltage.

$\Rightarrow$ Fixed Input Variable load:

$$R_L : I_S(\text{fix}) = I_Z + I_L : V_L = I_L \cdot R_L$$

$$R_L : I_S(\text{fix}) = I_Z \uparrow + I_L \downarrow : V_L = (I_L) \cdot (R_L)$$

$R_L :$

$$\Rightarrow R_L: I_{S(\text{fix})} = I_Z + I_L: V_L = I_L \cdot R_L$$

$$R_L \uparrow: I_{S(\text{fix})} = I_Z \uparrow + I_L \downarrow: V_L = (I_L \downarrow)(R_L \uparrow)$$

$$: \underline{I_Z < I_{Z(\text{max})}}$$

$$R_L \downarrow: I_{S(\text{fix})} = I_Z \downarrow + I_L \uparrow: V_L = (I_L \uparrow)(R_L \downarrow)$$

$$: \underline{I_Z \geq I_{Z(\text{min})}}$$

$\Rightarrow V_{in}$ is fixed, R_L can vary hence I_S is fixed.

$\rightarrow$ For a given R_L , $I_L(\text{fix}) = I_Z + I_L$

With $V_L = I_L \cdot R_L$. Say R_L increases then I_L decreases, hence I_Z increases by equal amount since I_S is fixed.

$\rightarrow$ Though I_L increases, voltage across ideal zener in breakdown, V_Z is constant hence $V_L = V_Z$ is constant (or) increased R_L and decreased I_L counter each other to make $V_L = I_L \cdot R_L$ constant.

⇒ Variable input fixed load:

→ $V_{in}: I_S = I_Z + I_L(\text{fix}) : V_L = I_L \cdot R_L.$

$V_{in} \uparrow: I_S \uparrow = I_Z \uparrow + I_L(\text{fix}) : V_L = I_L \cdot R_L$
: $I_Z < I_{Z(\text{max})}.$

$V_{in} \downarrow: I_S \downarrow = I_Z \downarrow + I_L(\text{fix}) : V_L = I_L \cdot R_L.$
: $I_Z \geq I_{Z(\text{min})}.$

⇒ V_{in} can vary & R_L is fixed. hence I_L is fixed.

→ for a given R_L , $I_S = I_Z + I_L(\text{fix})$

With $V_L = I_L \cdot R_L$. Say V_{in} increases then I_S increases hence I_Z increases by equal amount making I_L fixed.

Current always prefers least resistive path and resistance of ideal Zener in BD is zero.

→ Though I_Z increases voltage across ideal Zener in break down V_Z is constant. Hence $V_L = V_Z$ is constant

(or) Since I_L & R_L are fixed,

$V_L = I_L \cdot R_L$ is constant.


* Procedure to Solve Numericals: Imp.

- (i) Identify whether Zener diode is ideal (or) Practical.
- (ii) If the diode is FB replace by any of the three FB equivalent ckt of P-N Diode.
- (iii) If the diode is reverse biased verify BO status and replace by appropriate equivalent ckt.
- (iv) Apply KCL (or) KVL.

Q A 50 V, 5 to 40 mA Zener diode is used as shown in a regulator ckt

(A) Calculate R_s to allow Voltage regulation from $I_L = 0$ to I_{Lmax} . also calculate I_{Lmax} .

(B) If R_s is set as found in Part-(A) and I_L is fixed at 25mA find the permissible range of V_{in} for Zener diode to act as regulator safely.



Solⁿ:

given data:

→ $V_z = 50V$.

$I_{z(\min)} = 5mA$.

$I_{z(\max)} = 40mA$.


→ $R_z = 0 \Omega$



Ideal.

① Fixed input Variable load.

→ Zener diode is in BD. replace with
by its eqⁿ ckt. (voltage source V_z).



→
$$I_{s(\text{fix})} = I_{z(\max)} + I_{z(\min)}$$

$$= 40 + 0 = 40mA.$$

By KVL, $200 = I_s \cdot R_s + 50$

$V_{in} = I_{s(\text{fix})} \cdot R_s + V_z.$

$$\Rightarrow R_s = \frac{(200 - 50)}{40 \text{ mA}} = 3.75 \text{ k}\Omega$$


$$R_s = 3.75 \text{ k}\Omega$$

$$\Rightarrow I_{s(\text{fix})} = I_{z(\text{min})} + I_{L(\text{max})}.$$

$$\therefore 40 = (5) + I_{L(\text{max})}$$

$$\Rightarrow I_{L(\text{max})} = 35 \text{ mA}$$

② Variable input fixed load:



$$\begin{aligned} \Rightarrow I_{s(\text{min})} &= I_{z(\text{min})} + I_{L(\text{fix})} \\ &= 5 \text{ mA} + 25 \text{ mA} = 30 \text{ mA}. \end{aligned}$$

$$\begin{aligned} \Rightarrow I_{s(\text{max})} &= I_{z(\text{max})} + I_{L(\text{fix})} \\ &= 40 + 25 = 65 \text{ mA}. \end{aligned}$$

$$\therefore V_{in(\text{min})} = I_{s(\text{min})} \cdot R_s + V_z.$$

$$V_{in(\text{min})} = (30 \times 3.75) + 50$$

$$V_{in(\text{min})} = 162.5 \text{ V}$$

$$\therefore V_{in(max)} = (65 \times 3.75) + 50.$$

$$V_{in(max)} = 293.75 V$$


So, Range of V_{in} is $162.5 V$ to $293.75 V$.

Q For the given Zener diode ckt.

Calculate V_L given

(A) $R_L = 1.2 K \Omega$

(B) $R_L = 3 K \Omega$



Soln:

$$I_{Z(min)} = 0, \quad R_Z = 0$$


$$V_Z = 10V$$

For a Zener diode to go into BD the following two conditions are to be satisfied.

① Current through Zener diode should be greater than (or) equal to $I_{Z(min)}$ which is already satisfied

since $I_{Z(\min)} = 0$.

- ② Voltage across terminals of Zener diode should be V_Z , BD voltage. To verify this physically remove Zener diode from CKT and measure V_{AB} as shown.



$$V_{AB} = \frac{R_L \times 16}{R_L + R_S}$$


$$\therefore V_{AB} = \frac{16 \times R_L}{1\text{ k} + R_L}$$

① $R_L = 1.2\text{ k}$

$$V_{AB} = 8.73\text{ V.}$$

→ Zener diode is not in BD replace it by its equivalent, o.c.


$$V_L = V_{AB} = 8.73\text{ V}$$



(B) $R_L = 3k$

→ $V_{AB} = 12V$

→ Zener diode is in BD. replace it by its equivalent, Voltage source V_Z




* Transition region (or) Depletion region
(or) Space charge region (or) Barrier.

Capacitance C_T :

⇒ Change in reverse bias changes in depletion width and ions of depletion region. Hence a non-zero value of $\frac{dq}{dt}$ is exhibited by depletion region which is by depletion Capacitance. Called depletion region Capacitance.

⇒ $C_T = \epsilon A / w$



⇒ w is proportional to $V_j^{1/2}$

⇒ $w \propto V_j^{1/2}$ for step (abrupt) junction.

⇒ $w \propto V_j^{1/3}$ for linear (graded) junction.

where, j^n voltage $V_j = V_0 - V_d$.

where, V_0 : open circuited Contact potential.

& V_d : Voltage across diode.

(V_d is -ve for RB).

$$C_T = \frac{qEA^2}{N \left(\frac{1}{N_D} + \frac{1}{N_A} \right) (V_0 - V_d)}$$

→ Transition Capacitance at Zero bias,


$$C_{T_0} = C_T |_{V_d=0}$$

$$\rightarrow C_T = \frac{C_{T0}}{\left(1 - \frac{V_d}{V_0}\right)^{m_T}}$$

~~for~~ $m_T = 0.5$ for Step junction. &
 $= 0.33$ for linear "

$\Rightarrow$ Change in reverse bias changes width of depletion region and capacitance.

Hence it can be used as voltage variable capacitor (or) Varicap. (or) Varactor diode.




= * Diffusion Capacitance:

$\Rightarrow$ Change in forward bias changes magnitude of diffusing charges and current. Hence, a non-zero value of $\frac{dI}{dV}$ is exhibited by diffusing charges which is by definition capacitance called Diffusion Capacitance.

$$C_D = \frac{\tau I}{n V_T}$$

where,
 $\tau = \tau_p + \tau_n$

$\Rightarrow$



$$\frac{da}{dv} \neq 0.$$

$$C_D = \frac{\gamma I}{n V_T}$$

Where, $\gamma = \gamma_p + \gamma_n$.

Q A silicon diode has a diffusion capacitance of 1 μ F when carrying a current of 1 mA. Assuming $N_A \gg N_D$. Calculate τ_p .

Solⁿ: $N_A \gg N_D$, hence C_D eqⁿ gets modified

to

$$C_{DP} = \frac{\gamma_p I}{n V_T}$$

$$\tau_p = \frac{1 \times 10^{-6} \times 2 \times 0.026}{1 \times 10^{-3}}$$

$$\tau_p = 52 \mu s$$

Q A step junction si diode with $V_0 = 0.637 V$ has transition capacitance at zero bias as 0.5 pF. Calculate C_T at the reverse

of 5 V.

Solⁿ:

Here, $C_{T0} = 0.5 \text{ PF}$

$$C_T = \frac{C_{T0}}{\left(1 - \frac{V_d}{V_0}\right)^{m_T}}$$
$$= \frac{0.5 \times 10^{-12}}{\left(1 - \frac{(-5V)}{0.637}\right)^{0.5}}$$

$$\therefore \boxed{C_T = 0.168 \text{ PF}}$$

★

Q A reverse biased diode is having a junction voltage of 8V and junction capacitance 15 PF. If junction voltage is increase to 12V capacitance drops to 13.5 PF find whether it is abrupt (or) graded junction.

Solⁿ: Assumption: Abrupt junction.

$$\omega \propto V_j^{1/2}, \quad \epsilon \text{ \& \& } A \text{ are constant}$$

hence $C_T \propto \frac{1}{V_j^{1/2}}$

$$\therefore \frac{C_{T2}}{C_{T1}} = \left(\frac{V_{j1}}{V_{j2}} \right)^{1/2}$$

$$\therefore \frac{C_{T2}}{C_{T1}} = \left(\frac{8}{12} \right)^{1/2} =$$

$$\therefore C_{T2} = 0.82 \times C_{T1}$$

$$C_{T2} = 12.25 \text{ PF.}$$

→ C_{T2} is not equal to 13.5 PF. hence it is not abrupt i.e. it is graded junction.

* Effect of Temperature on Reverse Saturation Current I_0 .

⇒ Increase in temp. increases EHP generation and minority Concentration hence I_0 increases i.e. $\frac{dI_0}{dt} > 0$.

$$I_0 = \frac{A_2 D_p p_{n0}}{L_p} + \frac{A_2 D_n n_{p0}}{L_n}$$

⇒ From the above eqⁿ after analysis we get,

⇒

$$\frac{1}{I_0} \cdot \frac{dI_0}{dT} = \frac{m}{T} + \frac{E_{g0}}{\eta k T^2}$$

Where, $m = 1.5$ for Si
 $= 2$ for Ge.

$$\left. \begin{aligned} \frac{1}{I_0} \cdot \frac{dI_0}{dT} &= 8 \% / ^\circ C \text{ for Si} \\ &= 11 \% / ^\circ C \text{ for Ge} \end{aligned} \right\} \text{ At } 300^\circ K.$$

⇒ Practically for both diodes rise is found to be $7 \% / ^\circ C$.

⇒ I_0 gets doubled for every $10^\circ C$ rise temp. i.e.

$$I_{02} = I_{01} \cdot 2$$


$$I_{02} = I_{01} \cdot 2^{(T_2 - T_1) / 10}$$

* Effect Temp. on Voltage:

⇒ For $1^\circ C$ rise in temp. to maintain constant current through diode decrease voltage across diode by

$$2.5 \text{ mV i.e. } \frac{dV}{dT} = -2.5 \text{ mV} / ^\circ C.$$

⇒



$$I = I_0 (e^{\frac{V}{nV_T}} - 1)$$

⇒ From Current eqⁿ of diode after analysis we get,

$$\frac{dV}{dT} = \frac{V - (E_{g0} + m\eta V_T)}{T}$$


$$\begin{aligned} &= -2.1 \text{ mV}/^\circ\text{C} \rightarrow \text{Ge} \\ &= -2.3 \text{ mV}/^\circ\text{C} \rightarrow \text{Si} \end{aligned} \quad \left. \begin{array}{l} \text{At} \\ 300\text{K} \end{array} \right\}$$

Note:

⇒ The above value of $\frac{dV}{dT}$ is valid only for forward bias.

Q The current I of circuit was found to be increasing by 7%/%C rise in temp. Calculate I_0 assuming Ge diodes reverse sat. currents temp co-efficient is 11%/%C.

⇒



Solⁿ: given data,

$$\frac{1}{I} \cdot \frac{dI}{dt} = 7\% / ^\circ C$$

$$\frac{1}{I_0} \cdot \frac{dI_0}{dt} = 11\% / ^\circ C$$

By, KCL $I = I_0 + I_R$.

$$\frac{dI}{dt} = \frac{dI_0}{dt} + \cancel{\frac{dI_R}{dt}} \quad \left(\because R = \text{const}^n \Rightarrow I_R = \text{const}^n \right)$$


$$\therefore \underset{\substack{\uparrow \\ 5\mu A}}{I} \left(\underbrace{\frac{1}{I} \cdot \frac{dI}{dt}}_{0.07} \right) = I_0 \left(\underbrace{\frac{1}{I_0} \cdot \frac{dI_0}{dt}}_{0.11} \right)$$

$$\therefore I_0 = \frac{5 \times 0.07}{0.11}$$

$$\therefore \boxed{I_0 = 3.18 \mu A}$$

Q Two Ge diode connected as shown.

Calculate V_1, V_2 & I' .



Soln:

$$Q: I = I_0 (e^{V/nV_T} - 1).$$

$$\therefore I_0 = I_0 (e^{\frac{V}{nV_T}} - 1).$$

$$\therefore 2 = e^{V/nV_T}$$

$$V = \boxed{18. \text{ mV.} = V_2.}$$

By KVL, $5 = V_1 + V_2.$

$$\therefore V_1 = 5 - V_2$$

$$\therefore \boxed{V_1 = +4.982}$$

Note: → While giving answer for a Voltage consider the polarities given in problem statement.

→ while giving answer for a current consider the direction shown in prob. statement.

$$\rightarrow \boxed{I' = -I_0}$$

Q The reverse saturation current density of a Ge diode is 1 mA/m^2 . Find the voltage to be applied across it in forward bias to get a current density of 10^5 mA/m^2 .

Soln: divide $I = I_0 (e^{\frac{V}{nV_T}} - 1)$ by cross-

Sectional area A ,


$$\therefore \frac{I}{A} = \frac{I_0}{A} (e^{\frac{V}{nV_T}} - 1).$$

$$\Rightarrow \boxed{J = J_0 (e^{\frac{V}{nV_T}} - 1)}.$$

$$\therefore 10^5 = 1 (e^{\frac{V}{1 \times 0.026}} - 1).$$


$$\therefore \boxed{V = 0.3 \text{ V.}}$$

Q



Calculate I_D & V_D in the given ckt.

Soln:



$$I_D = \frac{10 - 0.6}{2k + 10} = 4.67 \text{ mA.}$$

$$\therefore \boxed{I_D = 4.67 \text{ mA.}}$$

$$\begin{aligned} \therefore V_D &= V_r + I_D R_f \\ &= 0.6 + (4.67 \times 10^{-3} \times 10) \end{aligned}$$

$$\therefore \boxed{V_D = 0.646 \text{ V}}$$

☆ Tunnel (Esaki) Diode:

$$\rightarrow E_{Fn} = E_c - kT \ln (N_c / N_D).$$

$$E_{Fp} = E_v + kT \ln (N_v / N_A).$$

$$E_{cr} = kT \ln (N_c \cdot N_v / n_i^2).$$

$$E_o = kT \ln (N_D \cdot N_A / n_i^2).$$

⇒ Heavy Dopping:

(Tunnel)

$$\left. \begin{array}{l} N_D > N_c \\ N_A > N_v \end{array} \right\} \downarrow$$

$$E_{Fn} > E_c$$

$$E_{Fp} < E_v$$

$$E_o > E_{cr}$$

Normal Doping:


(PN).

$$\left. \begin{array}{l} N_c > N_D \\ N_v > N_A \end{array} \right\} \downarrow$$

$$E_{Fn} < E_c$$

$$E_{Fp} > E_v$$

$$E_{cr} > E_o$$









Fig - (A) : OPEN circuit.

⇒ Due to heavy doping of the order of $1:10^3$ (or) $1:10^{20} \text{ cm}^{-3}$ width of depletion region decreases to as small as $100 \text{ \AA}$ and such narrow depletion region according to quantum mechanics a special effect called tunneling is observed based on it the diode is designed. It was proposed by Esaki.

→  → Empty State. (electron doesn't exist).

⇒  → Filled State (electron exists).

⇒



→ Filled States Parallel to Empty States.

→ (i) Width of depletion region should be very narrow ($100 \text{ \AA}$) ✓

→ (ii) At one side of diode filled states should exist. at the other side at the same energy empty state should exist.

→ If the above two conditions are satisfied then electrons tunnel from filled to empty state.

* Open circuit:

⇒ From fig- (A) it can be observed that second condition of tunneling is not satisfied hence tunnelling is not possible. Hence current is zero.

⇒ V & I are zero. hence fig- (A) matches with point (A) of fig- (I).



* Reverse bias:

⇒ Due to Reverse bias width of depletion

region and ions of depletion region increases hence V_0 (Volts) and E_0 (eV) increase by applied reverse bias.

$E_0 = E_{cp} - E_{cn}$ is increasing implies n-side levels shift down hence fig- (A) becomes (B).

→ In fig- (B) top filled states of valance band of p-side become parallel to bottom empty state of conduction band of n-side. hence e^- tunnel from p to n and produce current from n-to p. $V \& I$ are -ve hence fig- (B) matches with point - (B). as reverse bias increases n-side levels shift down more and more hence volume of tunneling and reverse current increases. i.e. excellent conduction (E.C) is possible.



$\Rightarrow$ Due to forward bias width of depletion region and ions of depletion region decreases hence V_0 (V) and E_0 (eV) decrease by applied forward bias.

$E_0 = E_{cp} - E_{cn}$ is decreasing implies n-side levels move up. Hence fig-(A) becomes (C).

$\Rightarrow$ In fig-(C) Top filled state of Conduction band of n become parallel to bottom empty states of p hence second condition of tunneling is satisfied hence electrons tunnel from N to P and produce current from P to N.

$\Rightarrow$ V & I are +ve hence fig-(C) matches with point (C). as forward bias increases forward current starts from 0 (point - (A)), increases (point - (C)), later on reaches a maximum (I_f), decreases (point - (D)) and finally becomes zero (point - (E)).

⇒




FIG- (A) FB ↑↑

⇒





FIG- (C)


F.B.



→ Due to forward bias E_0 decreases and $E_{CP} > E_0$ occurs (fig- (E)) which is valid for a p-n diode hence from now onwards whatever current is possible in forward biased p-n diode will also be possible in forward biased tunnel diode hence forward char. of p-n diode (dash and dot) is superimpose onto forward char. of tunnel diode.

→ In FB tunnel diode I_{tunnel} flows from P → N. In FB p-n diode $I_{\text{diffusion}}$

Resistor R' is placed parallel to a tunnel diode which has $\left| \frac{dI_0}{dV} \right|_{\max} = \frac{1}{I_0 r}$ turning the value of R' such that the characteristic doesn't exhibit -ve region in Charac.?



-ve region means as voltage increases current decreases. -ve region should not be exhibited. Hence $\frac{dI}{dV} \geq 0$.

$$I = I_0 + I_R$$

$$I = I_0 + \frac{V}{R'}$$

$$\therefore \frac{dI}{dV} = \frac{dI_0}{dV} + \frac{1}{R'}$$

$$\frac{dI}{dV} \geq 0$$

$$\frac{1}{R'} \geq \left| \frac{dI_0}{dV} \right|_{\max} \rightarrow \boxed{R' \leq I_0 r}$$

E ,
reuses
 V_r and
distances
 I_{tunnel}
Zero.
comes zero
which
+ which
increases,
distance

Q Consider a tunnel diode under open circuit condition. Calculate width of depletion region given.

$$N_D = N_A = 4.41 \times 10^{19} \text{ cm}^{-3}$$

$$V_0 = 0.75 \text{ V}$$

$$\epsilon = 141.6 \times 10^{-14} \text{ F/cm}$$

Solⁿ:

$$\begin{aligned} \omega &= \sqrt{\frac{2\epsilon V_0}{q} \left[\frac{1}{N_D} + \frac{1}{N_A} \right]} \\ &= \sqrt{\frac{2 \times 141.6 \times 10^{-14} \times 0.75}{1.6 \times 10^{-19}} \times \frac{2}{4.41 \times 10^{19}}} \end{aligned}$$

$$\boxed{\omega = 77.7 \text{ \AA}}$$

Note:

Can - given for p-n diode for ω , x_{no} , x_{po} , V_0 , E_0 etc Can be used at any p-n jⁿ of any electronic device.