


★ Sequential Circuits: (1 bit memory elements)


⇒ * S-R Latch:



S	R	Q
0	0	No change
0	1	0
1	0	1
1	1	Impedance state

($\because Q = \bar{Q} = 0$).


⇒



*

S	R	Q
0 1	0 1	1
0	0	1


Ex-1 In the following X-Y Latch initially $x=1$ & $y=1$. Determine the outputs P & Q. If the Y input is change as 0,1,0,1,0,1,....



so, P is fixed at $P=0$, $Q=1$.

1 = X
0 = Y
1 = Y
0 = Y

Ex-2 In the following X-Y Latch the seq. of inputs are $xy = 01, 00$ and 11 - determine the values of P & Q.






10, 11, 00.
10, 11, 00.

X	Y	PQ
0	1	10
0	0	11
1	1	01 (or) 00

01 ← If Gate 1 is faster than Gate 2.
00 ← If Gate 2 is faster than Gate 1.

* clocked S-R flip flop:

→ Synchronized latch is called flip-flop.



$T = \text{clock period}$

$\frac{1}{T} = f = \text{clock freq.}$

* Truth table:



117

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Ambiguous state

do not apply.

* Characteristic Table:

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X




$$Q(t+1) = S + \bar{R}Q(t)$$

* Clocked D-bip flop:

→ used in shift Register

→ D → Data, Delay.



* Truth table:

D	Q(t+1)
0	0
1	1

Annotations: A circle containing 'S=0, R=1' points to the row where D=0. A circle containing 'S=1, R=0' points to the row where D=1.


* Characteristic table:

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1


* Characteristic equation:

$$Q(t+1) = D$$

* Clocked J K - Flip Flop



(0/2)



* Truth table:


S J	R K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

* Characteristic Table:

J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Logic

* Characteristic Equation:




$$Q(t+1) = J \cdot \overline{Q(t)} + \overline{K} \cdot Q(t)$$

*



* Clocked J-Flip-Flop:



* Truth Table:

T	$Q(t+1)$
0	$Q(t)$
1	$\overline{Q(t)}$

* Characteristic Table:


T	$Q(t)$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

$\left. \begin{matrix} 0 \\ 1 \end{matrix} \right\} Q(t)$
 $\left. \begin{matrix} 1 \\ 0 \end{matrix} \right\} \overline{Q(t)}$


* Characteristic eqⁿ:

$$Q(t+1) = T \oplus Q(t)$$



Q



Q



* Asynchronous (or) Direct Inputs → Preset (Pr), Clear (Cr).



CLK	Pr	Cr	Q
0	0	1	1
0	1	0	0
1	1	1	depends on FF I/p.

* Setup, Hold times of FF.



(1) Setup time:

→ It is the minimum time by which the Input should come ahead of the clocked input.

(2) Hold time:

→ It is the minimum time for which the input should be maintained constant after applying the clock pulse.


→ If setup time and hold times are not satisfied then the FF enters into metastable state i.e. neither zero nor '1' output.



* Propagation Delay for FF.


→ It is the time taken by the flip flop to change its state.
(i.e. from L → H (or) H → L.)

(a)




$$t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

(b)



*




→ For proper FF operation

$$t_{Hnd} < t_{PLH}, t_{PHL}$$


* Types of Triggering:

1) Level Triggered FF




2) Edge Triggered FF:

(a) Positive Edge Triggered FF
(Leading Edge Triggered FF).




(b) Negative Edge Triggered FF
(Trailing Edge Triggered FF).



* Determine the o/p freq. of following FF if the CLK freq is 5 KHz.

(u)



NOTE:


→ If a FF is in toggle mode the o/p freq is half of the CLK freq with 50% duty cycle. (i.e) A toggle mode FF will act as freq. divider by 2.

→ $J = K = 1 \Rightarrow$ FF is in Toggle.

i.e.


$$Q(t+1) = \overline{Q(t)}$$

CLK	Q
0	0
1	1
2	0
3	1
4	0




$$\frac{1}{T_o} = \frac{1}{2T} \Rightarrow \boxed{f_o = \frac{f}{2}} \quad \therefore f_o = 2.5 \text{ KHz.}$$

(b)



CLK	Q	$\bar{Q}$
0	1	0
1	0	1
2	1	0
3	0	1
4	1	0




$T_0' = 2T$

$\therefore f_0 = 2.5\text{ kHz}$

(c)

* method - ①



* method - ② ✓

→ D-FF char. eqⁿ $\Rightarrow Q(t+1) = D$ — ①

But $D = \bar{Q}(t)$ — ②

put ② in ①

$$\therefore Q(t+1) = \bar{Q}(t)$$

FF is in "toggle mode"



hence $f_0 = \frac{f}{2}$

$$\therefore f_0 = 2.5 \text{ kHz}$$

* Race Around Condition: (RAC).

→ RACE AROUND CONDITION occurs in Level trigger bip flop and doesn't occur in edge triggered FFs.

→ $\Delta t = \text{FF prop. delay} = 2\text{ns}$



⇒ "RAC" is when $J=K=1$ and $t_p \gg \Delta t$.

→ Output Toggles many times instead of once.

* How to avoid RAC (in level triggered FF).


① Choose FF prop delay ' Δt ' such that.

$$t_p < \Delta t < T.$$

② Master-Slave JK FF.


Ex-1 In a master slave D flip flop Draw 131

the o/p of master and slave is the clock and D inputs are as given below.



→ Slave o/p is similar to -ve Edge Triggered FF o/p.

NOTE: Master slave JK FF as JKFF as Positive Edge triggered FF.



→ In slave we can use J-K flip flop
instead of S-R flip flop. But is more
costly than S-R.





① Shift Register → "Sequential memory".

② Counters


① to count the no. of pulses.


② Frequency divider.

* 3-Bit Shift Register:





① Serial in Parallel out =





* 'N' Bit Shift Register.
 'N' clock pulses. $\text{time} = N \cdot T$ sec.

② Serial in serial out:




$N + (N-1) = (2N-1)$ CLK periods.

$$\text{time} = (2N-1) T.$$

$N = \text{No. of FF.}$

③ Parallel in parallel out:


$P_2, P_1, P_0 = \text{Parallel input}$



→ No clock pulse is required.

→ Preset is asynchronous input therefore no clock pulse is required.

④ Parallel in serial out:



⇒ $\boxed{\text{Time} = (N-1)T}$

Input

P_2	P_1	P_0
1	0	1

$Q_2 = 1, Q_1 = 0, Q_0 = \phi$

after 1 CLK.

$Q_2 = 1, Q_1 = 1, Q_0 = 0$


after 2 CLK

$Q_2 = 1, Q_1 = 1, Q_0 = 1$



NOTE: In Parallel in serial out operation preset enable is disabled after obtaining the input data at Q_2, Q_1, Q_0 .

Ex-1 In following shift register determine the no. of CLK pulses required to bring the shift register to the initial value of 1001. 135




$$\text{Sr. Input} = Q_2 \oplus Q_1 \oplus Q_0$$

CLK	Serial Input $Q_2 \oplus Q_1 \oplus Q_0$	Q_3	Q_2	Q_1	Q_0
0	—	1	0	0	1
1	1	1	1	0	0
2	1	1	1	1	0
3	0	0	1	1	1
4	1	1	0	1	1
5	0	0	1	0	1
6	0	0	0	1	0
7	1	1	0	0	1

So, 7 CLOCK pulse is required.

Ex-2

Initial Value: 0000




Clock pulse	A = 0	B = $\bar{A}$	C = B	D = $\bar{C}$
—	0	0	0	0
1	0	1	0	1
2	1	1	1	1
3	1	0	1	0
4	0	0	0	0

So, After 4 clock pulse.


* Shift Register Application:

① Serial to Parallel | Parallel to serial data Converter.

② Time delay



③ Sequence Generator:



④ To generate PN (Pseudo Number) Sequence.

⑤ Counter

(a) Ring Counter

(b) Johnson Counter.


NOTE:

→ Shift Register is converted to ring counter by making two changes.

① Q_0 is connected to the serial input.

② one of the FF is reset.

* 3 - Bit Ring Counter.



3:1 Counter $\rightarrow$ Can Count 3 CLK Pulses.

CLK	serial input	Q ₂ Q ₁ Q ₀
0	—	1 0 0
1	0	0 1 0
2	0	0 0 1
3	1	1 0 0

$\rightarrow$ Counting:


100 $\leftarrow$ initial value

(a) 001 $\xrightarrow{\text{Decode}}$ 2 clock pulse.

(b) 100 $\xrightarrow{\text{Decode}}$ 3 clock pulse.

(c) 010 $\xrightarrow{\text{Decode}}$ 1 clock pulse.

⇒ Freq division:



$$\therefore T_{Q_2} = 3T$$

$$\therefore \boxed{f_{Q_2} = f/3}$$

Similarly,

$$\boxed{f_{Q_1} = f/3}$$

$$\boxed{f_{Q_0} = f/3}$$

⇒ N-bit Ring Counter:

→ N:1 Counter

→ Can count N CLOCK PULSE.

→ Freq. of each FF $Q/p = f/N$.