Time: 60 min.

TEST

COMPUTER ORGANIZATION AND ARCHITECTURE

Directions for questions 1 to 30: Select the correct alternative from the given choices.

- **1.** Which of the following register keeps track of instruction execution sequence?
 - (A) Accumulator (B) Program counter
 - (C) Stack pointer (D) Instruction register
- 2. Consider the following Register Transfer Language:

$$R_1 \leftarrow R_1 + M[R_2 + R_3]$$

Where R_1 , R_2 and R_3 are the CPU registers and 'M' is a memory location in primary memory, which addressing mode is suitable for above register transfer language? (A) Indirect (B) Direct

- (C) Indexed (D) Displacement
- **3.** Which of the following is/are advantage(s) of using a multiple-bus architecture over a single-bus architecture?
 - (i) Multiple-bus architecture reduces propagation delay.
 - (ii) Multiple-bus architecture reduces bottleneck effects.
 - (A) (i) only (B) (ii) only
 - (C) Both (i) and (ii) (D) Neither (i) nor (ii)
- **4.** Which of the following statement is false with respect to Booth's Multiplication Algorithm?
 - (i) Corrections required for the final result.
 - (ii) Sign bit is protected due to internal arithmetic shift.
 - (iii) More space required to maintain the sum.
 - (A) (i), (ii) only (B) (ii), (iii) only
 - (C) (i), (iii) only (D) (i), (ii), (iii)
- 5. After selective complement of A = 1100 with B = 0101, the resultant A will be

(A)	0000	(B)	1100
(C)	0101	(D)	1001

6. Which type of shift operation always keeps the sign bit unchanged?

(A)	Logical shift	(B) Arithmetic shift
(C)	Circular shift	(D) Any right shift

7. Consider the register transfer language instructions:

 $AC \leftarrow M[R_1];$

$$R_1 \leftarrow R_1 + 1;$$

Which addressing mode is specified by the instructions?

- (A) Register addressing mode
- (B) Register indirect mode
- (C) Auto-increment mode
- (D) Relative mode

- 8. Which of the following statement is true?
 - (A) Floating point representation is better than fixed point representation.
 - (B) Fixed point representation is better than floating point representation.
 - (C) Datapath is same as ALU.
 - (D) Both (A) and (C)
- **9.** Which of the following statements correctly specifies about overflow?
 - (i) When adding two unsigned numbers the carryout, from the MSB position serves as the overflow indicator.
 - (ii) Overflow can occur only by adding two signed numbers that have the same sign.
 - (A) (i) only (B) (ii) only
 - (C) Both (i) and (ii) (D) Neither (i) nor (ii)
- **10.** A certain processor supports only the immediate and direct addressing modes. Which of the following programming language features cannot be implemented on this processor?
 - (A) Pointers (B) Arrays
 - (C) Records (D) All of these
- **11.** The special purpose storage location(s) used by both ALU and CU are
 - (A) Decoders (B) Demultiplexers
 - (C) Registers (D) Buffers
- **12.** Which of the following is a component of the datapath of Von Neumann machine?
 - (i) Registers
 - (ii) ALU input bus
 - (iii) ALU I/O registers
 - (A) (i), (ii) only (B) (ii), (iii) only
 - (C) (i), (ii), (iii) (D) None of these
- **13.** Which of the following is/are false with respect to single-bus datapath?
 - (i) It is simplest and least expensive.
 - (ii) No limit on the amount of data transfer in a single clock cycle.
 - (A) (i) only (B) (ii) only
 - (C) Both (i) and (ii) (D) Neither (i) nor (ii)
- **14.** If we have shifted the significant to the right by a single position, then
 - (A) Add one to the exponent
 - (B) Subtract one from the exponent
 - (C) Don't change the exponent
 - (D) Data insufficient

2.76 | Unit 2 • Computer Organization and Architecture

15.	In which addressing mode, operand is generated by add content of a register? (A) Absolute mode (C) Immediate mode	the effective address of the ding a constant value to the(B) Indirect mode(D) Index mode	23.24.	How many clock cycles are operand operations using or (A) 1 (C) 3 Which of the following is a t	 required to perform two- le bus datapath? (B) 2 (D) Can't be determined rounding mode in IEEE754 		
16.	What is the number of instructions and store the ress one-address instructions? (A) n (C) $n + 1$	ructions required to add 'n' ult in memory using only (B) $n-1$ (D) independent of n	standard? (i) round to 0 (ii) round towards +∞ (iii) round towards -∞ (iv) round to nearest representable number				
17.	Which unit of a computer communicates with and offer other subsystems?(A) CPU(C) I/O module	system executes program, en controls the operation of (B) ALU (D) DMA	25.	 (A) (i), (iv) only (C) (i), (ii) only What is the normalized form (A) 1.10 × 16¹⁰⁷ (C) 0.110 × 16⁹⁴ 	(B) (ii), (iii) only (D) (i), (ii), (iii), (iv) n of $0.00000110 \times 16^{101}$? (B) 1.10×16^{95} (D) 0.110×16^{106}		
18.	The multiplicand register a hardware circuit implement 1001 and 1100 respectively. (A) 10011100	 and multiplier register of a ting booth's algorithm have booth's algorithm have The resultant will be (B) 00011100 (D) 00010010 	26.	What is the biased represent the bias? (A) 0111 (C) 0000	ation of -7, using 4-bits for (B) 1111 (D) 1001		
19.	A floating point number is exponent is 1010100 000000000011011. After normalized form, the expon	has sign bit 0, Excess-64 and fractional part is converting this number to tent (in decimal) will be	27.	What is the total resultant a -6 using signed two's comp (A) 0100 (C) 1101 What is the total number of	Iter adding $A = -7$ and $B =$ lement representation? (B) 11101 (D) Overflow occurs		
• 0	(A) 20 (B) 9 (C) 31 (D) 0		required using Booths multiplication algorithm for the multiplier 00011110?				
20.	In IEEE floating point sing the number of bits in the fra (A) 24	le precision representation, actional part is		(A) 1 (C) 30	(B) 2(D) Can't be determined		
	 (B) 23 (C) 32 (D) Depends on the architecture 			Common data questions 29 and 30: Consider a 12-bit floating point format in which base $b = 2$, a 5-bit exponent <i>e</i> with <i>a</i> bias = 16 and 6-bit normalized mantissa <i>m</i> . Given two floating point numbers:			
21.	After multiplying the bin 110110 using booth's mu resultant will be	ary numbers 010111 and ltiplication algorithm, the	A = B =	0 10001 011011 1 01111 101010			
	(A) -1242 (C) 230	(B) 1242 (D) -230	29.	After adding <i>A</i> and <i>B</i> , the re (A) 1 10001 000000 (B) 1 10001 000001	sultant will be		
22.	The IEEE standard 754 sin representation of (0.000000)	gle precision floating point $(110110100101)_2$ is.		 (C) 0 10001 000000 (D) 0 10001 000001 			

- representation of $(0.000000110110100101)_2$ is. (A) 0 10000111 1101101001010000000000
- (B) 0 01111001 1101101001010000000000
- (C) 0 10000110 10110100110100000000000
- (D) 0 01111000 1011010010100000000000
- **30.** After subtracting B from A, the resultant will be (A) 1 10001 110101 (B) 0 10001 110101 (C) 1 10001 110110 (D) 0 10001 110110

Answers Keys										
1. B	2. C	3. C	4. C	5. D	6. B	7. C	8. A	9. C	10. D	
11. C	12. C	13. B	14. A	15. D	16. C	17. A	18. B	19. B	20. B	
21. D	22. D	23. B	24. D	25. B	26. C	27. D	28. B	29. C	30. D	