


★ Logic Families:

* Transistor as an Inverter:



$$V_{BE, \text{active}} = 0.7V$$

$$V_{BE, \text{sat}} = 0.8V$$

- (i) $V_i = 0V$; Q is OFF $\Rightarrow V_o = +5V$.
- (ii) $V_i = +5V$; Q is ON $\Rightarrow V_o = V_{CE, \text{sat}} = 0.2V$.

$$\rightarrow I_B \geq I_{B, \text{min.}}$$

$$\text{where } I_{B, \text{min}} = \frac{I_{C, \text{sat}}}{h_{FE}}$$

$$\therefore I_B \geq \frac{I_{C, \text{sat}}}{h_{FE}}$$

$$\therefore \boxed{h_{FE} I_B \geq I_{C, \text{sat}}} \rightarrow \text{For } Q \text{ to be in Saturation.}$$

$$\rightarrow I_{C, \text{sat}} = \frac{V_{CC} - V_{CE, \text{sat}}}{R_C} = \frac{5 - 0.2}{1K} = 4.8 \text{ mA.}$$

$$\therefore I_B = \frac{V_i - V_{BE, \text{sat}}}{R_B} = \frac{5 - 0.8}{22} = \frac{4.2}{22} = 0.19 \text{ mA}$$

$$\therefore h_{FE} I_B = (20)(0.19) = \boxed{3.8 \text{ mA.}}$$

because


NOTE: In the above circuits If $h_{FE} = 30$ then
 then $h_{FE} I_B = (30)(0.19) = 5.7 \text{ mA}$.

$$\therefore I_{C \text{ sat}} = 4.8 \text{ mA}$$

So, Transistor is in saturation, because

$$h_{FE} I_B > I_{C \text{ sat}}$$

* Transistor switching time:



t_d = delay time.

t_r = Rise time.


t_s = Storage time.

t_f = fall time.

$$\rightarrow t_{on} = t_d + t_r$$

$$t_{off} = t_s + t_f$$

* Parameter of Logic gates:



2) Noise margin:

→ It is the amount of noise that can be allowed without disturbing the normal operation of logic gates.

$$\checkmark \quad NM_H = V_{OH} - V_{IH} = 2.4 - 2.0 = \boxed{0.4V} \quad \uparrow \text{ (-ve noise)}$$

$$NM_L = V_{IL} - V_{OL} = 0.9 - 0.4 = \boxed{0.5V} \quad \downarrow \text{ (+ve noise)}$$


$$\therefore N.M. = \min(NM_H, NM_L)$$

$$= \min(0.5, 0.4)$$


$$\therefore \boxed{NM = 0.4V}$$

③ Fanout:

→ It is the no. of standard load o/p of gate can drive without impairing its normal operation. The standard load is input current of a logic gate which belongs to the family of driving gate.



$$Fanout_H = \frac{I_{OH}}{I_{IH}} = 10$$



$$Fanout_L = \frac{I_{OL}}{I_{IL}}$$

$$= \frac{24}{2}$$

$$Fanout_L = 12$$

$$\rightarrow F_{\text{out}} = \min (F_{\text{out}_H}, F_{\text{out}_L})$$

$$\geq \min (10, 12)$$

$$\therefore F_{\text{out}} = 10$$

④ Fom (figure of merit).

$$\rightarrow P_{\text{prop. delay}} (\text{ns}) \times \text{power dissipation (mw)} \Rightarrow \text{picoJoules (PJ)}$$

→ It is used to compare two gates in terms of its performance.


→ ① DTL

② modified DTL

③ TTL

④ ECL.

① DTL (Diode Transistor Logic).



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

D_A, D_B, D_C are ON


D_1, D_2, Q are OFF $\Rightarrow Y = +5V$

D_1, D_2, Q are OFF $\Rightarrow Y = +5V$

D_A, D_B, D_C are OFF
 D_1, D_2, Q are ON,

$$Y = V_{CE, sat} = 0.2V$$

So, it is NAND gate.



→ (i) when Q is on the Voltage at P

$$V_P = 0.7 + 0.7 + 0.8 = \boxed{2.2V}$$

$$(ii) \text{ when } Q \text{ is OFF} \Rightarrow V_P = 0.7 + 0.2 = \boxed{0.9V}$$

→ For Q to be in saturation.

$$h_{FE} I_B \geq I_{C, sat} + N \cdot I$$

$$I_{C, sat} = \frac{5 - V_{CE, sat}}{2.2} = \frac{4.8}{2.2} = \boxed{2.18mA}$$

$$I = \frac{5 - V_A' - V_{CE, \text{sat}}}{5} = \frac{5 - 0.7 - 0.2}{5}$$

$$\therefore I = \frac{4.1}{5} = \boxed{0.82 \text{ mA}}$$

$$\rightarrow I_1 = \frac{5 - V_P}{5} = \frac{5 - 2.2}{5}$$

$$\therefore I_1 = \frac{2.8}{5} = \boxed{0.56 \text{ mA}}$$

$$\rightarrow I_2 = \frac{V_{BE, \text{sat}}}{R_b} = \frac{0.8}{5} = \boxed{0.16 \text{ mA}}$$

$$\therefore I_B = I_1 - I_2 = 0.56 - 0.16$$

$$\therefore \boxed{I_B = 0.4 \text{ mA}}$$

Let, $h_{FE} = 30$.

$$\therefore 30 \times 0.4 \text{ mA} \geq 2.18 \text{ mA} + N \cdot (0.82 \text{ mA})$$

$$\therefore 12 \geq 2.18 + (0.82 \times N)$$

$$\therefore 9.82 \geq 0.82 \times N$$

$$\therefore N \leq \frac{9.82}{0.82}$$

$$\therefore N = 11.97$$

$$\therefore \boxed{N = 11}$$


$$\therefore \boxed{\text{Fanout} = 11}$$

→ In OTL two Diodes D_1 & D_2 are used to increase the noise margin of the logic gates.

→ At In OTL, the R_b resistor is used to reduce the storage time of the transistor which in turn reduces the switch off time of the transistor.

② Modified OTL Gate:

→ In modified OTL the Diode D_1 is replaced by a transistor in active region which increases the base current of Q . hence the fanout of the Logic increases



→ 'Q' is in Active region.

17


③ TTL : (Transistor Transistor Logic). (Schottky).

→ (a) open Collector.

(b) Totem pole.

(c) Tri-State.

→ (a) open collector.




A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Q1 is in forward Active region mode
Q2 and Q3 are OFF ⇒
Y = +5V



Q1 is in Reverse active region mode

→ So, it is NAND gate.




* Advantages:

→ (1) Open collector TTL
→ Wired - AND Logic. ✓



* Disadvantage:

→ In open collector TTL, the stray capacitance at the i/p of the driven gate takes more time to change the voltage levels. because of high time constant $\tau = RC$, where $R = \text{pull up Resistor}$.




② Totem Pole: TTL:

→ To increase the speed of TTL the passive pull-up Resistor is replaced by active pull-up which is a Emitter follower whose current gain is more and the o/p Resistance is less. Hence, the time constant is $\tau = R_o \cdot C$

Where $\tau = R_o \cdot C$

Where, $R_o = \text{output Resistance of emitter follower}$.



$Q_4 \rightarrow$ Emitter follower

A	B	C	Y	
0	0	0	1	$\left\{ \begin{array}{l} Q_1 \text{ is in Forward Active mode} \\ Q_2, Q_3 \text{ are OFF} \Rightarrow Y = +5V \\ Q_4 \text{ ON} \end{array} \right.$
0	0	1	1	
0	1	0	1	
0	1	1	1	
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	$\rightarrow \left\{ \begin{array}{l} Q_1 \text{ is Reverse Active mode} \\ Q_2, Q_3 \text{ are ON,} \\ Y = V_{CE,sat} = 0.2V. \\ Q_4 \text{ OFF, D is OFF.} \end{array} \right.$

$\rightarrow$ In TTL Logic floating inputs are considered

→ Q_2 is called phase splitter because it will maintain the exclusive condition betⁿ Q_3 & Q_4 . that is one of them is on other one is off.

* Advantage:

→ High Speed of operation because of less time constant $\tau = R_o \cdot C$

→ R_o = output resistance emitter follower.


* Disadvantage:

→ (i) As switch off time is more than switch on time, for a short period of time both Q_3 & Q_4 will be in the on condition which results in large current drawn from the supply.

(ii) Wired And logic is not possible with Totem pole TTL.

⇒ To improve the speed of Totem pole TTL Q_4 and D are replaced by Darlington pair which has high current gain and

③ Tristate TTL



If $C=0 \Rightarrow Y = \overline{A \cdot B}$

If $C=1 \Rightarrow Y = 'z'$ high Imp. state.

→ When $C=1$


$\Rightarrow$ 'Both Q_3 and Q_2 will become off.

→ Tri-State TTL are used in Bus Configurations of micro Computers.

③ ECL (Emitter Coupled Logic).

(or) Non-Saturating Logic.

CML (Current mode Logic).




$$\therefore V_{C2} = -I_{E2} \cdot R_{C2}$$

$$\therefore V_{C2} \approx -I_{E2} \cdot R_{C2}$$

$$\therefore I_{E2} = \frac{V_{BB} - V_{BE} - V_{EE}}{0.9}$$

$$\therefore = \frac{-1.3 - 0.7 - (-5.2)}{0.9}$$

$$\therefore I_{E2} = \frac{3.2}{0.9} = 3.555 \text{ mA}$$



$$\therefore V_{C2} = -0.9V$$

V_i	Transistor	outputs.
$0'$ $= -1.8V$	Q_1 OFF Q_2 ON (Active Region)	$V_{C1} = 0$; $V_{C1}' = -0.7V$ (1') $V_{C2} = -0.9V$; $V_{C2}' = -0.9 - 0.7$

V_i	Transistor	outputs.
'1' (-0.8V)	Q_2 OFF Q_1 ON (Active region)	$V_{c1} = -0.9V ; V_{c1}' = -1.6V$ ('0') $V_{c2} = 0 ; V_{c2}' = -0.7$ ('1').

(ii) If $V_i = '1' = -0.8V$.

$$V_{BE1} = 4.4V ;$$

$$V_{BE2} = 3.9V.$$


Hence Q_1 conducts, Q_2 is OFF.

→ From the above table we can observe

that

$$\begin{aligned} V_{c1}' &= \overline{V_i} \\ V_{c2}' &= V_i \end{aligned}$$

→



* Advantage:


→ High Speed of operation because it is in non-saturating logic.

→ No current spikes.

④ Both NOR and OR gates are available.

24

⑤ Wired-OR logic is possible.



* Disadvantages:

① High Power dissipation because the Transistors operate in active region.


② The Noise margin of ECL gate is very less.

[$\approx 0.31V$]

Sr. No.	Parameters	Bipolar			MOSFET family	
		OTL	TTL	ECL	MOS	CMOS
1)	Fanout	8	10	25	20	>25
2)	Power Dissipation (mw)	8-12	12-22	40-85	0.2-1	0.01
3)	Prop. Delay.	30	6-12	1-4	300	70x
4)	Noise Immunity	Good	very good	Fair	Good	very good

→ BIMOS: Bipolar + MOSFET.

* RTL (Resistor Transistor Logic).




A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$\{ Q_A, Q_B, Q_C \text{ are OFF}$
 $Y = +5V.$

$Y = V_{CE, \text{sat}} = 0.2V$

$$Y = \overline{A+B+C}$$

So, it is NOR gate.



→ RTL has more resistors so it occupies more space than MOSFET families so it is outdated.


* I^2L : Integrated Injection Logic. 25

→ I^2L is obtained from RTL by making three changes:

(i) Base Resistors are omitted.

(ii) PNP transistor is used in place of collector Resistor.

(iii) Multicollector transistors are used.



* advantages:


(i) High package density.

(ii) Low power and prop. delay product.


→ In I^2L the speed of operation can be control by choosing the voltage input of PNP transistor appropriately.

⇒ The high threshold logic (HTL) family is

★ Semiconductor memories:




* Semiconductor memory.



* Rom using Diode matrix:

27




→ Rom as Combinational circuits,

$$\begin{cases} Y_2(A, B) = \sum m(1, 2). \\ Y_1(A, B) = \sum m(0, 1, 3). \\ Y_0(A, B) = \sum m(0, 2). \end{cases}$$

$$\text{Rom size} = 2^x \times y = 2^2 \times 3 = \boxed{12}.$$

* Prom: (Programmable Rom) (OTP Rom)


(one time programmables).



$$Y_2(A, B) = \sum m(1, 3).$$

$$Y_1(A, B) = \sum m(0, 1, 3).$$

$$Y_0(A, B) = \sum m(1, 2, 3).$$



(1) Programming:

$\left\{ \begin{array}{l} Q_1 \rightarrow \text{has trapped electrons on floating gate} \\ Q_2 \rightarrow \text{has no trapped electrons on floating gate} \end{array} \right.$

(2) Reading:


→ In a floating gate MOSFET if the electrons are trapped on the floating gate it results in increasing in threshold voltage to 7V.

hence for 5V Q_1 is going to be 0 and

$$V_2 = 0 \text{ and } V_1 = 1.$$

③ Erasing:

→ To erase we have to use UV rays bombarded into it so that the electrons go into their normal condition.



* Disadvantages:

- (i) Insystem programming (ISP) not possible.
- (ii) Erasing takes more time.
- (iii) Partial erasing is not possible.

⇒ other name of it is

FAMOS



Floating gate Avalanche injected MOSFET.

* E²PROM (Electrically Erasable PROM).

31

→ In E²PROM the thickness of silicon oxide layer in floating gate MOSFET is reduced because of this, 5 to 10V of programming pulse is sufficient to ~~draw~~ ^{trap} the electrons on the floating gate.



→ The MOSFET can be erased by reversing the polarity at the gate input.

FLOTAx

(a) Programming



(b) Erasing:



flow of electrons

→ Floating gate tunneling oxide MOSFET.

* Advantages:

- (1) Partial erasing is possible.
- (2) ISP (In system programming) is possible.
- (3) Erasing takes very less time.

* Disadvantages:

requires 2 MOSFETs one floating gate MOSFET and another one is ordinary MOSFET.

(2) High cost per bit.

* Flash Memory:


→ Advantages of Flash memory.

- ① High Package density
- ② Partial Erasing
- ③ Isp is possible.
- ④ Low cost.
- ⑤ more no. of Read/write cycles.

(a) SRAM (1bit mem. cell). (Static RAM)

⇒ wordline

$\bar{w} = 1$



→ To store Logic '1' in SRAM cell.


- ① bit lines are precharged to $2.5V$
 - ② Choose $W=1$; $V_b = +5V$; $V_{b'} = 0V$.
 - ③ ' V_a ' rises to $+5V$; V_b drops to $0V$.
- Thus logic '1' is stored in SRAM cell.

→ To Read SRAM Cell.

- ① Choose $W=1$.
- ② Q_5, Q_6 MOSFET are ON.
- ③ Hence, $b = '1'$, $\bar{b} = 0$.

(2) DRAM: Codynamic RAMs.

⇒



a) To write: Choose $W=1$; $V_b = +5V \Rightarrow$ Logic '1' is stored.

b) To Read: choose $W=1$
 $\Rightarrow$ If bit line = $+5V \Rightarrow$ Logic '1'.

	<u>SRAM</u>	<u>DRAM</u>
<u>Advantages:</u>	① Speed is very high. (cache memory). ② Less hardware. Complexity.	① High package density. ② Low power consumption. ③ Less cost
<u>Disadvantages:</u>	① Low package density ② High power consumption ③ High cost	① Speed is less. (primary memory) ② more hardware complexity. (because the voltage across Capacitor has to be refreshed at regular interval of time 2-4ms by using Refreshing ck .)