


### ANALOG AND DIGITAL CIRCUITS TEST 3

**Number of Questions: 35**


**Section Marks: 90**

**Directions for questions 1 to 35:** Select the correct alternative from the given choices.


1. For a certain transistor,  $I_B = 25\mu A$ ,  $I_C = 2.5mA$  and  $\beta = 75$ , then the value of  $I_{CBO}$  is \_\_\_\_\_.  
 (A)  $0.625 mA$       (B)  $0.82 mA$   
 (C)  $8.22 \mu A$       (D)  $7.5 \mu A$
2. Two pure specimen of a semiconductor materials are taken, one is doped with  $10^{15} cm^{-3}$  number of donors and the other is doped with  $10^{18} cm^{-3}$  number of acceptors. The minority carrier density in the second specimen is  $10^8 cm^{-3}$ . What is the minority carrier density in the other specimen?  
 (A)  $10^{12} cm^{-3}$       (B)  $10^{14} cm^{-3}$   
 (C)  $10^{11} cm^{-3}$       (D)  $10^{25} cm^{-3}$
3. The intrinsic carrier concentration of Si sample at  $300^{\circ}K$  is  $2.25 \times 10^{16} m^{-3}$ . If after doping the number of majority carriers is  $4.5 \times 10^{19} m^{-3}$ , then find the minority carrier density.  
 (A)  $1.125 \times 10^{16} cm^{-3}$       (B)  $11.25 \times 10^{14} m^{-3}$   
 (C)  $2.25 \times 10^{13} m^{-3}$       (D)  $1.125 \times 10^{13} m^{-3}$
4. For a npn transistor  $I_E = 3mA$ ,  $\alpha = 0.97$  and  $I_{CEO} = 1.5 mA$ , then find  $I_C$  value.  
 (A)  $2.75 mA$       (B)  $2.955 mA$   
 (C)  $2.9 mA$       (D)  $2.25 mA$
5. If the value of collector current  $I_C$  decreases, then the value of  $V_{CE}$  is  
 (A) decreases      (B) increases  
 (C) remains the same      (D) None of the above
6. For a voltage controlled current source, the Input impedance and output impedances are respectively  
 (A) Low, high      (B) high, high  
 (C) high, low      (D) low, low
7. Which of the following conditions must be satisfied to avoid thermal runaway?  
 (1)  $\frac{\partial P_C}{\partial T_j} < \frac{1}{\theta_{jA}}$       (2)  $2V_{CE} < V_{CC}$   
 (3)  $V_{CE} \geq 1/2V_{CC}$       (4)  $\frac{\partial P_C}{\partial T_j} > \frac{1}{\theta_{jA}}$   
 (A) 1 and 2 only      (B) 3 only  
 (C) 1 and 3 only      (D) 2 and 4 only
8. In a JFET amplifier, the source resistance  $R_s$  is un bypassed. Find the voltage gain of the amplifier. Given  $g_m = 4ms$ ,  $R_D = 2k\Omega$  and  $R_s = 500\Omega$   
 (A) 2.66      (B) 1.53  
 (C) 2.25      (D) 1.8
9. If the output  $V_0 = 12 V$ , then the input voltage  $V_2$  is \_\_\_\_\_



- (A) 3 V      (B) 2 V  
 (C) -3 V      (D) 6 V
10. If  $V_1 = 2V$ ,  $V_2 = -3V$  and  $V_3 = 1V$ , then the output voltage  $V_0$  is




- (A) 0 V      (B) -10 V  
 (C) -5 V      (D) 2.5 V
11. How many number of 2 input NAND gates are required to implement  $f(A, B, C) = \sum m(1, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15)$   
 (A) 4      (B) 3  
 (C) 2      (D) 1
12. The output of the following Multiplexer circuit is



- (A)  $x^1 + yz$       (B)  $x^1 y + z$   
 (C)  $(x^1 + y)z$       (D)  $x^1 y^1 + yz + xy^1 z$

13. The output of the following circuit is



- (A)  $\overline{AB} + \overline{BC}$   
 (B)  $\overline{AB} + \overline{BC} + \overline{AC}$   
 (C)  $\overline{A} + \overline{B} + \overline{C}$   
 (D)  $\overline{AB} + BC$

14. Match the following


List I (Numbers in Decimal)

List II (equivalents in signed 2's complement representation)

	List - I		List - II
P.	- 43	1.	01100000
Q.	- 78	2.	00110110
R.	+ 54	3.	111010101
S.	+ 96	4.	10110010


- (A) P - 3, Q - 4, R - 1, S - 2  
 (B) P - 4, Q - 3, R - 1, S - 2  
 (C) P - 3, Q - 4, R - 2, S - 1  
 (D) P - 4, Q - 3, R - 1, S - 2

15. The states of  $Q$ ,  $\overline{Q}$  after clock pulse are




- (A) 0, 1  
 (B) 1, 0  
 (C) 1, 1  
 (D) Cannot be determined without initial states

16. If the transistor having  $V_{CE} = 4.5$  V,  $V_{BE} = 0.7$  V and  $\beta = 50$ , then the value of  $R$  is \_\_\_\_\_.



- (A) 79.51 kΩ  
 (B) 82 kΩ  
 (C) 87.52 kΩ  
 (D) 63.75 kΩ

17. In the following circuit transistor is in




- (A) cut-off region  
 (B) Active region  
 (C) saturation  
 (D) inverse active
18. Group-I four different semiconductor devices. Match each device in Group-I with its characteristic property in Group-II.

Group - I	Group - II
w. Photo diode	1. Early effect
x. MOS capacitor	2. Coherent radiation
y. LASER	3. Flat band voltage
z. BJT	4. Dark current

- (A) w-4, x-2, y-3, z-1  
 (B) w-2, x-3, y-2, z-4  
 (C) w-1, x-2, y-4, z-3  
 (D) w-4, x-3, y-2, z-1

19. Determine the range of values of  $V_{in}$  that will work as the zener regulator.




(consider  $I_{zm} = 50$  mA)

- (A)  $25 \text{ V} \leq V_{in} \leq 35 \text{ V}$   
 (B)  $23.33 \text{ V} < V_{in} < 30 \text{ V}$   
 (C)  $23.33 \text{ V} \leq V_{in} \leq 35.83 \text{ V}$   
 (D)  $20 \text{ V} \leq V_{in} \leq 35 \text{ V}$

20. The drain of an n-channel MOSFET is shorted to the gate so that  $V_{DS} = V_{GS}$ . The threshold voltage ( $V_{th}$ ) of MOSFET is  $1.25V$  of the drain current  $I_D$  is  $1.5\text{mA}$  for  $V_{GS} = 3\text{V}$ , then for  $V_{GS} = 1.5\text{V}$ ,  $I_D$  is

- (A)  $2.37 \text{ mA}$   
 (B)  $3.45\mu\text{A}$   
 (C)  $4.23 \text{ mA}$   
 (D)  $30.61\mu\text{A}$

- 21.




- If  $V_{in} = 5 + 1.5t^2$  Volts, then the output voltage of the given circuit at  $t = 0.5\text{sec}$  is




The output is 1 only, if the product  $N_1 \times N_2$  is less than or equal to 2.

The POS form of  $F(A, B, C, D)$  is



- (A)  $\overline{AB} + \overline{CD} + \overline{AC} + \overline{AD} + \overline{BC}$
- (B)  $(A + C)(A + B + D)(B + C + D)$
- (C)  $(\overline{A} + \overline{D})(\overline{A} + \overline{B} + \overline{D})(\overline{B} + C + \overline{D})$
- (D)  $(\overline{A} + \overline{C})(\overline{A} + \overline{B} + \overline{D})(\overline{B} + \overline{C} + \overline{D})$

32. The synchronous counter which follows  $(Q_1 Q_0) 00 \rightarrow 10 \rightarrow 11 \rightarrow 01 \rightarrow 00$  by using JK flip flop and D flip flop, has inputs as



- (A)  $J_1 = \overline{Q}_1, K_1 = Q_0, D_0 = Q_0$
- (B)  $J_1 = Q_1, K_1 = \overline{Q}_1, D_0 = Q_0$
- (C)  $J_1 = \overline{Q}_0, K_1 = Q_0, D_0 = Q_1$
- (D)  $J_1 = Q_0, K_1 = \overline{Q}_0, D_0 = Q_1$


33. A combinational circuit has 3 inputs  $A, B, C$  and 3 outputs  $x, y, z$ . and the functions  $F(A, B, C)$  and  $G(A, B, C)$

$C$  are generated from the combinational logic circuit as shown here with NAND, AND gates. Find the least possible minterm expression for  $Y(A, B, C)$ .

$$F(A, B, C) = \Sigma m(1, 3, 4, 5, 7)$$

$$G(A, B, C) = \Sigma m(4, 6)$$

$$Y(A, B, C) = \Sigma m(?)$$



- (A)  $\Sigma m(0, 2, 3, 6, 7)$
- (B)  $\Sigma m(1, 3, 4, 5, 7)$
- (C)  $\Sigma m(0, 2, 4, 6,)$
- (D)  $\Sigma m(0, 2, 4)$

34. The minimum SOP form of

$$f(P, Q, R) = (\overline{P} + R + \overline{Q})(\overline{P} + \overline{R} + Q)(\overline{P} + R + Q)$$

- (A)  $\overline{P} + QR$
- (B)  $\overline{P} + Q$
- (C)  $\overline{P}\overline{Q} + R$
- (D)  $P$

35. 6000: LXI H, 4C83H

6003: MOV A, L

6004: ADD H

6005: DAA

6006: MOV H, A

6007: PCHL

At the end of this program, from which address next instruction will be fetched?

- (A) 9038H
- (B) 8438H
- (C) 8A38H
- (D) 6008H

### ANSWER KEYS

- |       |       |       |       |       |       |       |       |       |       |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1. C  | 2. C  | 3. D  | 4. B  | 5. B  | 6. B  | 7. A  | 8. A  | 9. A  | 10. C |
| 11. B | 12. B | 13. C | 14. C | 15. B | 16. A | 17. B | 18. D | 19. C | 20. D |
| 21. D | 22. D | 23. C | 24. D | 25. B | 26. B | 27. D | 28. C | 29. A | 30. A |
| 31. D | 32. C | 33. C | 34. A | 35. C |       |       |       |       |       |

### HINTS AND EXPLANATIONS

$$1. I_C = \beta I_B + I_{CEO}$$

$$2.5 \times 10^{-3} - 75 \times 25 \times 10^{-6} = I_{CEO}$$

$$I_{CEO} = 0.625 \text{ mA}$$

$$I_{CEO} = (1 + \beta) I_{CBO}$$

$$I_{CBO} = 8.22 \mu\text{A}$$

Choice (C)

$$2. n_p = n_i^2$$

$$n_1 p_1 = n_2 p_2$$

from the given data

$$n_1 = 10^{15} \text{ cm}^{-3}$$

$$p_1 = ?$$

$$n_2 = 10^8 \text{ cm}^{-3}$$

$$p_2 = 10^{18} \text{ cm}^{-3}$$

$$p_1 = \frac{10^8 \times 10^{18}}{10^{15}} = 10^{11} \text{ cm}^{-3}$$

Choice (C)

$$3. n_p = n_i^2$$

$$\therefore \text{minority carrier density} = \frac{n_i^2}{\text{majority carrier density}}$$

### 3.50 | Analog and Digital Circuits Test 3

$$= \frac{(2.25 \times 10^{16})^2}{4.5 \times 10^{19}}$$

$$= 1.125 \times 10^{13} \text{ per m}^3$$

4.  $I_C = \alpha I_E + I_{CBO}$

$$I_{CEO} = \frac{1}{1-\alpha} \cdot I_{CBO}$$

$$\begin{aligned} I_{CBO} &= (1 - \alpha) \cdot I_{CEO} = 45 \mu\text{A} \\ I_C &= 0.97 \times 3 \times 10^{-3} + 0.045 \times 10^{-3} \\ &= 2.955 \text{ mA} \end{aligned}$$

5. We know  $V_{CC} = I_C R_C + V_{CE} + I_E R_E$

$$\text{Let } I_C \approx I_E$$

$$\begin{aligned} \therefore V_{CE} &= V_{CC} - I_C(R_C + R_E) \\ \therefore V_{CE} &\uparrow \Rightarrow I_C \downarrow \end{aligned}$$

6. Ideal VCCS

$$R_{in} = \infty$$

$$R_0 = \infty$$

But practical case

$R_{in}$  &  $R_0$  are very large values.

Choice (D)

7. Choice (A)

$$8. A_v = \frac{g_m \cdot R_D}{1 + g_m + R_s}; \text{ for } R_s \text{ un bypassed } [R_s \neq 0]$$

$$A_v = \frac{4 \times 10^{-3} \times 2 \times 10^3}{1 + 4 \times 10^{-3} \times 0.5 \times 10^3} = \frac{8}{3} = 2.66$$

Choice (B)

9. Applying virtual GND concept

$$\text{Let } V+ = V- = V_a$$

$$\therefore V_0 = \left[ 1 + \frac{R_f}{R_l} \right] V_a$$

$$V_0 = 6V_a$$

Apply nodal analysis at node  $V+$  or  $V_a$

$$\frac{V_a - 2}{1} + \frac{V_a - V_2}{2} + \frac{V_a}{4} = 0$$

$$4[V_a] - 8 + 2V_a - 2V_2 + V_a = 0$$

$$7V_a = 8 + 2V_2$$

$$V_a = \frac{V_0}{6} = 2$$

$$14 - 8 = 2V_2$$

$$V_2 = 3 \text{ Volts}$$

Choice (A)

Choice (A)

10. The given circuit represents a inverting summing amplifier

$$\therefore V_0 = \frac{-R_f}{R_1} V_1 - \frac{R_f}{R_2} V_2 - \frac{R_f}{R_3} V_3$$


$$\therefore V_0 = -\{6 \times 2 + 3 \times (-3) + 2 \times 1\} = -\{12 - 9 + 2\} = -5 \text{ Volts.}$$

Choice (C)

11.  $F(A, B, C, D) = \Sigma m(1, 3, 4, 5, 6, 7, 9, 11, 12, 13, 14, 15)$

CD	00	01	11	10
AB	00	1	1	
	01	1	1	1
	11	1	1	1
	10	1	1	

$$F = B + D$$



So 3, 2 input NAND gates are required to implement  
 $F(A, B, C, D) = B + D$  Choice (B)

12. The first multiplexer output is  $w_1 = I_o \bar{S} + I_1 S$

$$= x^1 \cdot x^1 + z \cdot x = x^1 + zx = x^1 + z$$

The output of second multiplexer is

$$w_2 = I_1 S + I_o \bar{S}$$


$$= (x^1 + z)y + z \cdot y^1$$

$$= x^1 y + yz + y^1 z$$

$$= x^1 y + (y + y^1)z = x^1 y + z$$

Choice (B)

13. In the circuit NAND – NOR structure can be redrawn as AND – AND Structure



$$\overline{A} \cdot \overline{B} \cdot \overline{C} = \overline{ABC} = \overline{A} + \overline{B} + \overline{C}$$

Choice (C)

14. Positive numbers will be represented in their original binary magnitude but sign bit will be zero (0) to make it as positive number.

Negative Numbers are represented as 2's complement of their positive numbers representation in 2's complement signed number.

$$+43 = 000101011$$

-43 = 111010101 (By taking 2's complement)

$$+78 = 01001110$$

-78 = 10110010 (By taking 2's complement)

$$+54 = 00110110$$

$$+96 = 01100000$$

Choice (C)

15.  $J = Q_n \oplus \overline{Q_n}$  (EX-OR of  $Q, \overline{Q}$ ) = 1

$$K = Q_n \Theta \overline{Q_n}$$
 (EX-NOR of  $Q, \overline{Q}$ ) = 0

When  $J = 1, K = 0$ , next clk pulse will give

$$Q = 1, \bar{Q} = 0$$

Choice (B)

16. From the given circuit

$$I_E = \frac{24 - 4.5}{8} \text{ mA} = 2.4375 \text{ mA}$$

Given  $\beta = 50$

$$V_E = I_E R_E = 2.4375 \times 250 \times 10^{-3}$$

$V_E = 0.61$  Volts

$$V_B = 0.7 + V_E = 1.31 \text{ Volts.}$$

$$V_{CE} = 4.5 \text{ V}$$

$$V_C = 4.5 + V_E = 5.11 \text{ Volts.}$$

$$I_E = (1 + \beta) I_B$$

$$I_B = 47.79 \mu\text{A}$$

$$\frac{V_0 - V_B}{R} = I_B$$

$$R = \frac{5.11 - 1.31}{47.79} \times 10^6$$

$$R = 79.5 \text{ k}\Omega.$$

Choice (A)

17. From the given circuit

Base emitter junction forward bias.

$$V_B > V_E$$

and collector base junction reverse bias  $V_{CB} = 0$

Choice (B)

18. BJT  $\rightarrow$  early effect

LASER  $\Rightarrow$  coherent

mos capacitor  $\Rightarrow$  flat band voltage

photo diode  $\Rightarrow$  dark current

Choice (D)

$$19. V_L = V_Z = \frac{R_L V_{in}}{R + R_L}$$

$$V_{i\min} = \frac{(R + R_L)}{R_L} V_Z = \frac{1750}{1500} \times 20 \text{ V} = 23.33 \text{ V}$$

$$V_{i\max} = I_{R\max} R + V_Z \\ I_{R\max} = I_{zm} + I_L = 50 \text{ mA} + 13.33 \text{ mA} \\ = 63.33 \text{ mA}$$

$$V_{i\max} = 63.33 \times 10^{-3} \times 250 + 20 \\ = 35.83 \text{ volts}$$

Choice (C)

20. Given  $V_{DS} = V_{GS}$

$\therefore V_{DS(\min)} = V_{GS} =$  MOSFET operates in saturation region

$$\therefore I_D = k(V_{GS} - V_T)^2$$

$$\therefore I_D \propto (V_{GS} - V_T)^2$$

$$\frac{I_{D_2}}{I_{D_1}} = \frac{(V_{GS_2} - V_{Tn})^2}{(V_{GS_1} - V_{Tn})^2}$$

$$I_{D_2} = \frac{(1.5 - 1.25)^2}{(3 - 1.25)^2} \times 1.5 \times 10^{-3} = 30.61 \mu\text{A}$$

Choice (D)

21. The given circuit represents an integrator

$$\therefore V_0 = \frac{-1}{RC} \int V_{in} dt$$

$$V_0 = \frac{-1}{100 \times 10^3 \times 10^{-5}} [5 + 1.5t^2] dt \\ = - \int \left[ 5 + \frac{3}{2} t^2 \right] dt \\ = - \left[ 5t + \frac{3}{2} \cdot \frac{t^3}{3} \right] = - \left| 5t + \frac{t^2}{2} \right|$$

At  $t = 0.5 \text{ sec}$

$$V_0 = - \left[ \frac{5}{2} + \frac{1}{16} \right] = -2.5625 \text{ Volts}$$

Choice (D)

$$22. f_T = \frac{g_m}{2\pi \{C_{gs} + C_{gd}\}}$$

$$I_D = k_n \{V_{GS} - V_{Tn}\}^2$$


$$g_m = \frac{\partial I_D}{\partial V_{GS}} = 2K_n [V_{GS} - V_{Tn}]$$

$$g_m = 2 \times 0.5 \times 2 \mu\text{AV}^2 = 2 \text{ mA/V}^2$$

$$\therefore f_T = \frac{2 \times 10^{-6} \times 10^{12}}{2\pi \{0.25\}} = 1.273 \text{ MHz}$$

Choice (D)

23. Applying  $KVL$  to the input loop



$$5 - I_E R_E - 0.7 - R_B I_B - 2.5 = 0$$

$$I_B = 7.14 \mu\text{A}$$

Applying  $KVL$  to the O/P loop.

$$I_C = \frac{5 - 0}{5} \text{ mA}$$

$$I_C s a_t = 1 \text{ mA}$$

$$I_{cactive} = \beta \cdot I_{bactive}$$

$$= 75 \times 7.14 \times 10^{-6} \text{ A} = -0.5355 \text{ mA}$$

$I_{cactive} < I_{csat}$   
 $\therefore$  Transistor is in active mode.

Choice (C)

24. During  $+V_e$  half cycle  $D \rightarrow \text{ON}$

$-V_e$  half cycle  $D \rightarrow \text{OFF}$

$t$  indicates half wave rectifier

$$\therefore I_{avg} = \frac{l_m}{\pi}$$

$$\text{But } I_m = \frac{V_m}{R_f + R_L} = \frac{4}{3.25} \text{ mA} = 1.23 \text{ mA}$$

### 3.52 | Analog and Digital Circuits Test 3

$$I_{avg} = \frac{1.25}{\pi} \text{ mA} = 0.39 \text{ mA}$$

$$I_{rms} = \frac{I_m}{2} = 0.615 \text{ mA}$$

25. For  $M_2$  transistor  $V_{GS2} = 5 - 0 = 5 \text{ V}$

$$V_{DS2} = V_0 = 0.5 \text{ V}$$

$$\therefore V_{DS2} < V_{GS2} - V_T$$

$\therefore M_2$  is in non saturation region  
given  $V_T = 0.3 \text{ V}$

For  $M_1$  transistor

$$V_{GS1} = 5 - V_0 = 5 - 0.5 = 4.5 \text{ V}$$

$$V_{DS1} = 5 - V_0 = 4.5$$

$$V_{GS} - V_T = 4.5 - 0.3 = 4.2$$

$$V_{DS1} > V_{GS1} - V_T$$

$M_1$  in saturation region

$$\therefore V_{DS1} = 4.5 > 4.2 \text{ V}$$

$\therefore M_1$  in saturation region

$$K_n^1 \times \left( \frac{W}{L} \right)_1 [V_{GS1} - V_T]^2$$

$$= K_n^1 \times \left( \frac{W}{L} \right)_2 [(V_{GS2} - V_T)V_{DS2} - V_{DS}^2]$$

$$2 \times 17.64 = \left( \frac{W}{L} \right)_2 \times [4.7 \times 0.5 - 0.25]$$

$$\left( \frac{W}{L} \right)_2 = \frac{35.28}{2.1} = 16.8$$

Choice (D)

26. Given 8 bit DAC

Output current is 5.8mA

For input  $(10010001)_2 = (145)_{10}$

$$I_o = K(\text{input in Decimal})$$

$$5.8 \text{ mA} = k(145)$$

$$k = \frac{5.8 \text{ mA}}{145} = 0.04 \text{ mA}$$

For input  $(11110100)_2 = (244)_{10}$

$$I_o = k(\text{input}) = 0.04 \times 244$$

$$= 9.76 \text{ mA}$$

Choice (B)

27. MVI A, 64 H – move 64 H to Accumulator


MOV B, A → move (64H) A to B.

STC – set carry (CY = 1)

CMC – complement carry (CY = 0)

RAL – Rotate Accumulator left Arithmetically

Before RAR



after RAR

CY 0

A = 11001000

XRA B → XOR Accumulator with B

A = 11001000

B = 01100100

10101100 = ACH

Choice (D)

28. LXI H, 4123H → 4123H are moved to HL register pair, i.e., H = 41H, L = 23H.

M stands for Memory Address specified by HL register pair

MOV A, M- contents of memory location (Here 4123H) are moved to Accumulator

CMA – Complement Accumulator

MOV M, A – Contents of Accumulator are moved to memory location 4123H (HL contents)

i.e., the complemented contents

XRA A → XOR ACC with Acc only

So Acc = 00H. – reset Accumulator

Choice (C)

29. Base 9 and base 3 are related ( $3^2 = 9^1$ )

2 digits of base 3 is equal to base 9 one digit.  
base 3 base 9

00 – 0

01 – 1

02 – 2

10 – 3

11 – 4

12 – 5

20 – 6

21 – 7

22 – 8

100 – 10

Given number in base 3 is

01 10 12 22. 20 11 21

1 3 5 8 . 6 4 7

(1358 . 647)


Choice (A)

30. given is D flip flop

$$\begin{aligned} Q_{n+1} &= D \\ &= x \oplus \overline{Q_n} = x \Theta Q_n \end{aligned}$$

$$Q_{n+1} = Q_n \text{ when } x = 1$$

$$Q_{n+1} = \overline{Q_n} \text{ when } x = 0$$



Choice (A)

31. The function output is 1 when ever the product of  $N_1, N_2$  is less than or equal to 2

The minterms will be

	N <sub>2</sub>	0	1	3	2
N <sub>1</sub>	CD	00	01	11	10
AB					
0 00		1	1	1	1
1 01		1	1		1
3 11		1			
2 10		1	1		

The max terms will be (for POS form)

	CD	00	01	11	10
AB					
00					
01			0		
11		0	0	0	
10			0	0	

$$\text{So } F = (\overline{A} + \overline{C})(\overline{B} + \overline{C} + \overline{D})(\overline{A} + \overline{B} + \overline{D}) \quad \text{Choice (D)}$$

32. The excitation tables for JK, D are

Q <sub>1</sub>	Q <sub>0</sub>	J	K	D
0	0	0	X	0
0	1	1	X	1
1	0	X	1	0
1	1	X	0	1

Present state	Next state	Inputs
Q <sub>1</sub> Q <sub>0</sub>	Q <sub>1</sub> Q <sub>0</sub>	J <sub>1</sub> K <sub>1</sub> DO
0 0	1 0	1 X 0
1 0	1 1	X 0 1
1 1	0 1	X 1 1
0 1	0 0	0 X 0

From the above table

Writing the inputs in terms of present state

$$D_o = Q_1 J_1 = \overline{Q_0}, K1 = Q_0 \quad \text{Choice (C)}$$

33. When we consider two min terms AND operation

$$mi. mj = 0 \text{ if } i \neq j$$

$$ex := A\overline{B}\overline{C}.A\overline{B}\overline{C} = 0$$

$$ABC.\overline{ABC} = 0$$

$$mi. mj = mi \text{ if } i = j$$

$$ex := \overline{ABC}.\overline{ABC} = \overline{ABC}$$

If two functions ANDed with minterms

Then resultant is common min terms of the two functions

Example:

$$If F1(a,b,c) = m_1 + m_2 + m_3$$

$$F2(a,b,c) = m_3 + m_4$$

$$F_1 \cdot F_2 = (m_1 + m_2 + m_3)(m_3 + m_4)$$

$$= m_1 \cdot m_3 + m_1 \cdot m_4 + m_2 \cdot m_3 + m_2 \cdot m_4 + m_3 \cdot m_3 + m_3 \cdot m_4$$

$$= m_3 \text{ (all other terms will be zero)}$$

$$\text{In the given problem } F(A,B,C) = XY$$

$$= \Sigma m(1,3,4,5,7)$$

$$So XY = \Sigma m(0,2,6) \text{ (the remaining min terms)}$$

$$G(A,B,C) = YZ = \Sigma m(4,6)$$

X and Y are having (0, 2, 6) min terms in common, i.e., Y will have all these 3 min terms

Similarly Y and Z have (4,6) min terms in common,

So Y will have these 2 min terms also


$$So Y = \Sigma m(0,2,4,6)$$

Choice (C)

34. given function is in standard POS form

$$f(P,Q,R) = \pi M(5,6,4)$$

$$= \Sigma m(0,1,2,3,7)$$



$$f(P,Q,R) = \overline{P} + QR \quad \text{Choice (A)}$$

35. LXI H 4C38H → copy 4C38 H to HL register pair, i.e.

$$H = 4CH, L = 38H$$

MOV A, L → Move L = 38H to Accumulator,

ADD H → Add H = 4CH add Acc = 38H

Store in Accumulator

$$Acc = 0011\ 1000$$

$$H = \underline{0100}\ \underline{1100}$$

$$Acc = 10000100$$

Acc = 84H, and there is a auxiliary carry

DAA → Decimal Adjust Accumulator, if the reset is having any number more than 9 or if there is any auxiliary carry then DAA will add 6 to the result in Accumulator,

$$So Acc = 84H + 06H = 8AH$$

MOV H, A → Acc = 8A H will be moved to H register.

$$Now HL = 8A38H$$

PCHL → Copy HL to program counter

$$So PC = 8A38H$$

Choice (C)