



☆ Bipolar Junction Transistor :-

⇒ BJT is a 3-terminal device found in 1947 at Bell laboratories by Bardeen, Brattain and Shockley.

⇒ In the ckt symbol, perpendicular line represents base, out of the two angular line one with arrow represents emitter. The other without arrow represents collector. The direction of arrow shows the direction of flow of current when emitter is FB.



$\Rightarrow$ KCL: $I_E + I_B + I_C = 0.$


KVL:

$$V_{CB} = V_{CE} + V_{EB}.$$

$\rightarrow$ It has application like, switch, phase shifter, amplifier & oscillator.

$\Rightarrow$ A device is said to be giving amplification service if the following two conditions are satisfied.

- ① Output should be an exact replica of input.
- ② Output energy should be greater than input energy.




* Current Components in Common base Configuration:

- ① $I_E = I_{PE} + I_{nE} \simeq I_{PE}$,
- ② $-I_{CO} = I_{CBO} = I_{PCO} + I_{nCO}$.
- ③ $I_C = |-I_{PC1}| + I_{CBO}$.
- ④ $I_C = |\alpha I_E| + I_{CBO}$.
- ⑤ $\alpha = \frac{(I_C - I_{CBO})}{(I_E - 0)} = \frac{I_{PC1}}{I_E}$.
- ⑥ $\alpha_{dc} = -(I_C | I_E)$.
- ⑦ $\gamma^* = (I_{PE} | I_E) \simeq 1$.
- ⑧ $\beta^* = (I_{PC1} | I_{PE}) \simeq 1$.
- ⑨ $\alpha = \beta^* \cdot \gamma^* = (I_{PC1} | I_E) \simeq 1$.



$\Rightarrow$

	E	B	C
Doping	Heavy	Less	Moderate
Width	Moderate	Thin	Large

- ① $W_B (1\mu m) \ll W_P (100\mu m)$
 - ② $N_D \downarrow \downarrow$
- $\rightarrow I_{PC1} \simeq I_{PE}$



J_E	J_C	Region of operation	App.
FB	FB	Saturation	ON Switch
RB	RB	Cut-off	OFF Switch
FB	RB	Normal Active	Amplifier
RB	FB	Inverse Active	Attenuator



$\Rightarrow J_E$ is forward bias hence I_{PE} &
 I_{NE} flow from P to N.

$\rightarrow I_{PE}$ is made up of holes out of
which few holes recombine in base
and go out of base ($I_{PE} - I_{PC1}$).
Rest of them reach collector (I_{PC1}).

$\Rightarrow J_C$ is Reverse biased hence I_{PC0} &
 I_{NC0} flow from n to p.

$\rightarrow I_{C0}, I_0$ at J_C flows from N to P
but shown P to N hence -ve.

$$I_{CBO} = I_{C0} + I_{SL} + I_{AM}$$

$\rightarrow I_{C0}$: Current due to thermally
generated minority carriers.

I_{SL} : Current due to surface leakage.

I_{AM} : Current due to avalanche
multiplication.

$\rightarrow$ By applying KCL at points ①, ② & ③
we get eqⁿs ①, ② & ③.

→ For the device to act as amplifier
load current I_E to be large hence
 I_{PC1} to be large. Hence I_{PE} to be large.
Hence I_E to be large

→ As input current I_E increases I_{PE} ,
 I_{PC1} and output current I_E increases
hence it is current controlled device.

→ To make I_{PC1} approximately I_{PE}
recombination of holes in base to be
decreased for which two conditions
are proposed:

① W_B made very much less than
 L_p .

→ A hole travels L_p distance
before recombination by then it
crosses base and enters collector.

② Doping of base is decrease. Hence
availability of e^- in base decreases
hence hole recombining probability
decreases hence hole reaching collector
probability increases.

→ A hole in Collector is majority carrier hence recombination prob. is less. and it being +ve charge gets attracted by -ve supply of Collector. hence passes through load.

⇒ I_E is made of I_{PE} and I_{NE} . out of which only I_{PE} flows through load hence to make $I_{PE} \gg I_{NE}$ emitter doping heavily doped.

⇒ Base Current I_B is made up of the following components.

- ① electron enters into base through base terminal for recombination.
- ② electrons enter into base through base terminal to give I_{NE} component.
- ③ electrons leave the base through base terminal to give I_{NC} component.

⇒ I_{PC1} is approximately I_{PE} and I_{PE}

approximately I_E hence $I_{PC1} \approx I_E$.

hence I_{PC1} replaced by αI_E where

$\alpha < 1$ and closed to 1

$$\alpha = 0.95 \text{ to } 0.995$$



Hence eqn- (3) becomes (4).

→ From- (3) & (4) we get (5) where α is common base forward current transfer ratio (or) CB current gain.

→ In eqn- (5) neglecting I_{EBO} we get (6).


⇒ γ^* : emitter efficiency (or) emitter injection efficiency.

β^* : Transport factor (or) base Transport factor.



⇒ $P_C (I_C^2 r_C) > P_E (I_E^2 r_E)$

$$P_C \downarrow = (I_C \downarrow)^2 \cdot r_C$$



$$\left(\frac{P_C}{(A_{area}) \uparrow} \right) \downarrow$$

$\Rightarrow$ over at collector junction P_c is large.
 hence Collector jn T_{jc} increases. hence
 I_{CBO} increases. hence I_c increases. hence
 P_c increases. which an iterative process
 due to which at some time excessive
 power (or) Temp. occurs at collector jn
 and transistor burns away called
 thermal run-away.

$\Rightarrow$ To safeguard the Transistor, Collector
 made large in size & hence power
 per unit area ~~decreases~~ at T_c decreases.

$\Rightarrow$ Base thin implies thinner than L_p
 followed by thinner than emitter
 and Collector

$$\Rightarrow A_v = \frac{V_o}{V_i} = \cancel{R_B} \cdot \frac{I_c \cdot R_c}{I_E \cdot R_f} > 1 \quad (\because R_c = M\Omega, R_f = \Omega)$$


$$\therefore A_I = \frac{I_c}{I_E} < 1.$$

	A_v	A_I
CB $\rightarrow$	$\checkmark$	$\times$
CE $\rightarrow$	$\checkmark$	$\checkmark$
CC $\rightarrow$	$\times$	$\checkmark$

* Two P-N Diode connected back to back Series Can not act as Transistor (Amplifier):

Imp
Concept

⇒




⇒ By making base thin in size and less doped recombination of holes in base is not allowed hence large current I_E is forcefully transfer from low resistance (J_E, FB) to high resistance (J_C, RB). Hence, T_{ru} Transfer Resistor Property is ^{exhibited.} ~~exhibited.~~

⇒ Two Polarities of charge carriers are crossing junctions to give current in device which is exhibiting transfer

resistor property.

→ hence called Bipolar Junction Transistor.
(BJT).

⇒



* Early Effect (or) Base width Modulation.

(or) Base narrowing:

⇒ W_B : Physical (or) Metallurgical Base width.

W_B' : Effective (or) undepleted Base width.

W_d : Width of depletion region.

⇒ J_E is FB hence width of depletion region & ions of depletion region decreases. hence V_0 decreases by V_{EB} .

The applied forward bias J_C is reversed bias hence width of depletion region and ions of depletion region increases. hence V_0 increases by V_{CB} .

the applied reverse biased.

⇒




Fig- ①

⇒




Fig- ②

⇒




Fig- ③

⇒ Easy effect No. ①:

⇒ As reverse bias to V_c increases width of depletion region at V_c and penetration of depletion region into base increases. Hence undepleted width W_B' decreases hence charge carriers which were sitting in a width of W_B carrier will now get confined to a smaller width of W_B' hence concentration gradient increases. I_E is forward bias hence majority carrier diffusion supports currents where diffusion is proportional to concentration gradient which is increasing hence I_E increases.

$$\Rightarrow I = \left[-q D_p \left(\frac{dP}{dx} \right) \uparrow \right] \uparrow$$

⇒ Easy effect No. ②:

⇒ As reverse Bias V_c increases more & more width of depletion region & penetration of depletion region increases more and more. Hence W_B' decreases more and more, carrier with a width

of $W_B < L_p$ available for recombination, recombination was less. Now with a width of W_B' very much less than L_p available for recombination, recombination further decreases. Hence, I_B decreases, I_E increases and hence α increases.

⇒ Early effect No. - ③:

⇒ At large reverse bias to J_c


width of depletion region increases and completely fills the base hence undepleted width W_B' and I_B become zero hence transistor can not act as amplifier i.e. usefulness of transistor as amplifier is terminated. Earlier depletion region was confined to J_c . Now it has reached J_E hence called punch through (or) reach through.

⇒ The above three effects were observed by J.M. Early. Hence called Early effect.

→ out of W_B only W_B' is useful for recombination hence called effective base width.

→ Change in V_{CB} changes W_B' hence called base width modulation. As V_{CB} increases W_B' decreases, hence called base narrowing.

⇒



⇒

$$r_o = \frac{|V_A|}{I_C}$$
$$I_C = \alpha I_0 \cdot e^{V_{BE}/nV_T} \left(1 + \frac{V_{CE}}{V_A} \right).$$

r_o : Output resistance.

V_A : Early Voltage.

* Avalanch Breakdown:

⇒ As reverse biased to J_c increases more and more, at a particular Voltage J_c undergoes avalanche BD hence avalanche multiplication starts hence Charge Carriers and I_c increases uncontrollably hence again usefulness gets terminated. This time due to avalanche BD and earlier due to Punch through.

⇒ CB:

$$M = \frac{1}{\left[1 - \left(\frac{V_{CB}}{BV_{CBO}} \right)^n \right]} \quad \boxed{n=2 \text{ to } 10}$$

$$\boxed{CE} : BV_{CEO} = BV_{CBO} \left(\frac{1}{\beta} \right)^{1/n}$$

$$\text{Max-Rating} = \text{MIN} (BV_{PT}, BV_{AB}).$$

⇒ M: Multiplication factor due to avalanche Multiplication.

BV_{CBO} : Break down Voltage in CB with

emitter open. is defined as reverse bias at T_c in CB at which avalanche BD occurs.

→ BV_{CEO} : Break Down Voltage in CE with Base open is defined as RB at T_c in CE at which avalanche BD occurs.


→ BV_{PT} : Break Down Voltage at which punch through occurs. It is independent of configuration.

→ BV_{AB} : Break Down Voltage at which avalanche Break Down occurs.

→ Max-Rating :- maximum rating is defined as maximum reverse bias that can be safely applied across T_c .

☐ A Zener diode has a r_z resistance of $20\ \Omega$ in BD given voltage across Zener diode is 5.2V at $I_z = 1\text{mA}$. Determine voltage across diode at $I_z = 10\text{mA}$.

Solⁿ:



$$V_Z' = V_Z + I_Z \cdot R_Z$$

$$5.2 = V_Z + (1\text{mA})(20)$$

$$V_Z = 5.18\text{V}$$


at $I_Z = 10\text{mA}$


$$\therefore V_Z' = 5.18 + (10\text{mA})(20)$$

$$\therefore \boxed{V_Z' = 5.38\text{V}}$$

Note:

$\Rightarrow$ If current through Zener diode changes voltage across Zener diode changes due to change in drop across R_Z . But V_Z and R_Z are constant.

 The maximum rating of Zener diode shown in ckt is 260 mW it maintains a constant voltage if current through Zener diode doesn't fall below 50% of max. permissible current find the range of I_Z for Zener diode to act as regulator. surely.




Solⁿ:

$$260\text{ mW} = P_{Z(\text{max})} = V_Z \times I_{Z(\text{max})}$$

$$\boxed{I_{Z(\text{max})} = 50\text{mA}}$$

g.o. of $I_{Z(max)} = 45 \text{ mA} = I_{Z(min)}$.
 $\downarrow$
 50 mA

Q In the given CKt temp. coefficient of D_1 is $-1.7 \text{ mV}/^\circ\text{C}$. The series combination is used to construct a zero temp. coefficient voltage reference (ZTCVR) find in $\%/^\circ\text{C}$ the required temp. coefficient of D_2 .



Solⁿ:

Note: A ZTCVR should maintain constant voltage irrespective of fluctuation in temperature.

$$D_2: +1.7 \times 10^{-3} \frac{\text{V}}{^\circ\text{C}} \times \frac{100}{15} = +0.01133 \%/^\circ\text{C}.$$

Q For a BJT $\beta = 100$ collector junction BD voltage in common base with emitter open $= 120 \text{ V}$. Assuming empirical constant as 3, calculate collector J^n

BD Voltage in CE in with base open.

Soln:

$$BV_{CE0} = BV_{CB0} \left(\frac{1}{\beta} \right)^{1/n}$$

$\downarrow$ 120V $\downarrow$ 100

$$BV_{CE0} = 120 \times \left(\frac{1}{100} \right)^{1/3}$$

$$BV_{CE0} = 25.85 \text{ V}$$

Imp:

Q for BJT $I_C = 1 \text{ mA}$ at $V_{CE} = 1 \text{ V}$. given early voltage as 75 V . Calculate I_C at $V_{CE} = 10 \text{ V}$. assume α as constant.

Soln:

$$I_C = \underbrace{\alpha I_0 \cdot e^{V_{BE}/nV_T}}_{\alpha} \left(1 + \frac{V_{CE}}{V_A} \right)$$

$$\therefore \frac{I_{C1}}{1 \text{ mA}} = \frac{\cancel{\alpha} \left(1 + \frac{10}{75} \right)}{\cancel{\alpha} \left(1 + \frac{1}{75} \right)}$$

$$\therefore I_{C1} = \frac{85}{76} \text{ mA}$$

$$\therefore \boxed{I_{C1} = 1.118 \text{ mA}}$$

Q Find r_o of BJT given Early Voltage as 150 V and collector current 0.1 mA .

Soln:

$$r_o = \frac{|V_A|}{I_C} = 1.5 \text{ M}\Omega$$

Q A Ge PNP transistor is biased in active region given diffusion current at Emitter is 0.298 mA . Calculate dynamic emitter Resistance.

Solⁿ:

$$r_E = \frac{n V_T}{I_E}$$


$$= \frac{1 \times 0.026}{0.298 \times 10^{-3}}$$

$$\therefore r_E = 87.24 \, \Omega$$

$$\therefore \boxed{r_E = 87.24 \, \Omega}$$

* Input cmd output Characteristic of
CB (or) Grounded base configuration:

$\Rightarrow$




I.V. $\rightarrow I_E, V_{CB}$

D.V. $\rightarrow V_{EB}, I_C$


⇒

I/P



⇒

O/P



⇒ I.V. : Independent Variable.

D.V. : Dependent Variable.

* Input characteristics:

⇒ I/P chara. of CB configuration concept wise looks similar to Forward char. of p-n diode since V_{EB} and I_E are

are Voltage across and current through forward biased emitter in diode. The shape doesn't match since x-axis and y-axis are interchanged.

⇒ As Reversed bias to J_c increases according to Early effect ① I_E increases hence input current shift down.

* output Characteristics:

⇒ Active Region:

$$\rightarrow I_c = -\alpha I_E + I_{CBO}$$

→ Say $I_E = 0$, then $I_c = I_{CBO}$ is constant irrespective of V_{CB} .


→ Say $I_E = 40\text{mA}$, then I_{CBO} gets neglected. As reversed biased to J_c increases according to Early effect ②

α increases, $\alpha < 1$ and closed to 1. If it increases, finally it becomes one hence I_c starts from less than I_E and closed to I_E , increases and finally becomes I_E . Hence curves are almost straight line i.e. not much slope is existing.

$$\Rightarrow I_C = -\alpha I_E + I_{CBO}$$

$$\alpha < 1 \quad \xrightarrow[\text{EE } \textcircled{2} \rightarrow \alpha \uparrow]{\text{As RB To } J_C \uparrow} \quad \alpha \approx 1 \quad |I_C| = |I_E|$$

⇒ Saturation:



$$\Rightarrow V_{EB} = \text{Constant}$$

V_{CB}	I_E	$I_{C'}$	Net Current	I_C
+0.5	40	10	→ 30	-30
+1.5	40	40	0	0
+2.0	40	50	← 10	+10

⇒ As V_{CB} Forward biased to J_C increases I_C changes from -ve to zero to +ve


⇒ For different values of I_E , all the curves are touching the bottom at x-axis hence bottoming is said to have occurred.

* Input and output Characteristic of
CE (or) Common Emitter Configuration:

⇒


I.V. : $\rightarrow V_{CE}, I_B$

D.V. : $\rightarrow V_{BE}, I_C$




⇒

I/P



⇒



⇒

$$I_C = (1 + \beta) I_{CBO} + \beta I_B$$

$$\beta = \frac{I_C - I_{CBO}}{I_B + I_{CBO}} \approx \frac{\alpha}{1 - \alpha}$$

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}$$


* Input Characteristics:

⇒ Input char. of CE configuration concept. We look similar to forward char. of P-N diode since V_{BE} and I_B (proportional to I_E) are voltage across and current through forward biased emitter jⁿ diode.

the shape doesn't match since x-axis & y-axis are interchanged.

⇒ As reversed biased to J_c increases early effect - (2) says α increases hence I_c increases hence I_B decreases. i.e. input curves move up.

$$\Rightarrow I_B \propto I_E$$



$$I_E = I_B + I_C$$

$$(mA): 1mA \uparrow = 0.01mA \uparrow + 0.99mA \uparrow$$

$$\text{As } R_B \text{ to } J_c \uparrow \rightarrow \text{EE (2)} \rightarrow \alpha \uparrow \rightarrow \alpha \uparrow = \frac{I_c \uparrow}{I_E}$$

$$\rightarrow \boxed{I_E} = I_B \downarrow + I_C \uparrow$$

⇒ C_E Saturation Resistance (R_{CEsat}):

$$\boxed{R_{CEsat} = \frac{V_{CEsat}}{I_C}}$$

→ I_{CBO} : Collector current with collector in R.B. in CB with emitter open.

→ I_{CEO} : Collector current with collector in R.B. in CE with base open.

→ β : Common emitter forward current Transfer ratio. (or) CE current gain.

* Proof of Current gain:

① Mathematically:

⇒ α is a number < 1 and closed to '1'.

Hence $\beta = \left(\frac{I_C}{I_B} \right) > 1$ i.e. output current


I_C greater than input current I_B .

② Logically:

⇒ For a small change in input current I_B there is a large change in output current I_C hence current gain exists.

$$I_E = I_B + I_C$$

$$(mA): 1mA = 0.01mA \uparrow + 0.99mA \uparrow$$



③ Graphically:



⇒ In o/p char. a slope is existing hence current gain possible.


④ Practically:

⇒ In CE Amplifier experiment existence of current gain can be observed.

* Input and Output characteristics
in CC (or) grounded collector Config.

⇒





⇒ $\gamma = (-I_E / I_B)$

$$1 + \beta = 1 + \frac{I_C}{I_B} = \frac{I_B + I_C}{I_B} = -\frac{I_E}{I_B} = \gamma$$

$A_E : \alpha < \beta < \gamma$

CB CE CC

(0.98) (49) (50)

⇒ γ : Common Collector forward current transfer ratio (or) CC current gain.

* Input Characteristics:

⇒ With V_{EC} kept constant if V_{BC} is increased then V_{EB} , Forward Biased to I_E decreases hence I_E & I_B decreases.

$\Rightarrow$ If V_{BC} further increases then V_{EB} further decreases and becomes less than V_r , cut-in voltage. hence I_E and I_B become '0'. i.e. I_B starts from a value decreases and finally becomes '0'. hence input curves move up.

$$\Rightarrow V_{EC} = V_{EB} + V_{BC} \rightarrow V_{EB} \downarrow = \boxed{V_{EC}} - V_{BC} \uparrow$$

$$V_{EB} \downarrow \rightarrow F_B \text{ to } J_E \downarrow \rightarrow I_E \downarrow \rightarrow I_B \downarrow$$

$$V_{EB} < V_r \rightarrow J_E \text{ not FB} \rightarrow I_E = 0 \rightarrow I_B = 0.$$

* Output Characteristics:

$\Rightarrow$ Variable parameter in O/P of CE is same as CC but x-axis in O/P of CE is same as that of CC except for change in polarity.

$\Rightarrow$ y-axis in O/P of CE is same as that of CC except for slight increase in magnitude hence output of CC and CE look similar except that in CC slope is slightly greater than CE hence

Current gain in cc is (γ) slightly greater than β (β).

Q A typical BJT has a β of 100. If Collector current is 1mA. Assuming active region find base and emitter currents.

Solⁿ:

$$\beta = 100, \quad I_C = 1\text{mA}.$$

$$\therefore \beta = \frac{I_C}{I_B}$$

$$I_B = \frac{I_C}{\beta} = \frac{1\text{mA}}{100}$$

$$\therefore I_B = 10\mu\text{A}$$

$$\therefore I_E = I_C + I_B$$


$$I_E = 1010\mu\text{A}$$

$$\Rightarrow I_E = 1.01\text{mA}$$

★

Q for the BJT given in ckt determine

Q-point.



Solⁿ:

$$\boxed{I_{CEQ} = 1.2 \text{ mA}}$$

$$\therefore V_{CEQ} = V_C - V_E$$

$$\text{but } V_E = 0.$$

$$\therefore V_{CEQ} = V_C = V_{CC} - I_{CQ} \cdot R_C$$

$$V_{CEQ} = 12 - (5 \times 1.2).$$
$$= 12 - 6$$

$$\therefore \boxed{V_{CEQ} = 6 \text{ V}}$$

✓ Q-Point : $(V_{CEQ}, I_{CQ}) = (6 \text{ V}, 1.2 \text{ mA})$.

Q In grounded base configuration

Voltage drop across a load resistor of 4 k is 3 V . determine base current given $\alpha = 0.96$.

Solⁿ:

$$I_C = \frac{3}{4} = 0.75 \text{ mA}.$$

$$\alpha = 0.96.$$

$$I_B = \frac{I_C}{\beta}$$

$$I_B = \frac{0.75}{24}$$

$$\therefore \beta = \frac{\alpha}{1 - \alpha}$$
$$\beta = \frac{0.96}{0.04} = 24$$

$$\boxed{\beta = \frac{\alpha}{1 - \alpha}}$$

$$\alpha = \frac{I_C}{I_E}$$

$$\alpha = \frac{I_C}{I_B + I_C}$$

$$\frac{1}{\alpha} = 1 + \frac{I_B}{I_C}$$

$$\frac{1}{\alpha} = 1 + \frac{1}{\beta}$$

$$\Rightarrow \boxed{I_B = 31.25 \mu A.}$$

$$\star \quad \boxed{I_E = I_C / \alpha = 0.781 \text{ mA}}$$

Q In a CB Configuration emitter current is 1.6 mA , collector current with emitter open is $10 \mu A$. Calculate collector current? given gain is 0.95 .

Solⁿ:

$$I_C = (-\alpha I_E) + I_{CBO}.$$

$$\therefore I_C = (0.95 \times 1.6) + 10 \mu.$$

$$\Rightarrow \boxed{I_C = 1.53 \text{ mA}}$$

Q For CE mode BJT base current is $10 \mu A$ current gain 99 . $I_{CBO} = 1 \mu A$. Calculate collector current.

Solⁿ:

$$I_B = 10 \mu A.$$

$$\therefore I_C = \beta I_B + I_{CBO} (1 + \beta)$$

$$= (99 \times 10 \mu) + 1 \mu (100).$$

$$I_C = 1090 \mu A$$

$$\therefore \boxed{I_C = 1.09 \text{ mA}}$$

Q For a BJT Collector current is 0.9mA , Base current is $20\mu\text{A}$. Calculate α .

Solⁿ:

$$I_C = 0.9\text{mA}$$

$$I_B = 20\mu\text{A}$$

$$\therefore \beta = \frac{\alpha}{1-\alpha}$$

$$\beta = \frac{I_C}{I_B}$$

$$\beta =$$

$$\beta(1-\alpha) = \alpha$$

$$\beta = (1+\beta)\alpha$$

$$\alpha = \beta / (1+\beta)$$

$$\alpha = \frac{I_C}{I_E}$$

$$\alpha = \frac{0.9\text{m}}{0.9\text{m} + 20\mu}$$

$\therefore \alpha = 0.978$

Q Given common base current gain $\alpha = 0.98$, calculate CE current gain.

Ans: $\alpha = 0.98$

$$\beta = \frac{\alpha}{1-\alpha}$$

$$\therefore \beta = \frac{0.98}{0.02}$$


$$\beta = 49$$

☆ Opto Electronic Devices:

⇒ LED & LASER Convert electric energy to light energy and are used as optical sources.

⇒ PIN & APD Convert light energy to electric energy and are used as optical detectors in fiber optic communications.

⇒



⇒ In certain semiconductors EHP Recombination occurs in two steps called Indirect transition (or) Indirect Recombination and E_g gets converted to heat. Such (dissipation) semiconductors are called Indirect band gap semiconductors. e.g. Ge (or) Si.

⇒ In some other semiconductor EHP recombination occurs in single step called direct transition (or) direct recombination and E_g gets converted to light (radiation) such semiconductors are called direct band gap semiconductors. e.g. Gallium (Ga) Arsenide (As).

⇒ If a P-N Junction is design using indirect Band gap Semiconductor and operated in F.B. then during recombination heat comes out called P-N diode.

⇒ If the same P-N junction is design using direct band gap semiconductor then during recombination light comes out called LED. The colour (or) wavelength emitted depends on E_g , ~~to~~ produce required colour as output. Two (or) more semiconductors are mixed to form a compound such that compound's energy band gap is equal to required E_g .

⇒ Compound:


→ Binary : GaAs.

→ Ternary : GaAsP

→ Quaternary : InGaAsP.

* Light Emitting Diode (LED).

⇒



⇒ A P-N junction is designed using a direct band gap semiconductor and operated in FB condition. Then, during EHP recombination, E_g gets converted to light.

⇒ A two-terminal device is emitting light, hence called a Light Emitting Diode.

- ⇒ Applied electric field is responsible for light emission called electrolumination.
- ⇒ Injected charge carriers during recombination give out light called injection lumination.
- ⇒ During recombination light comes out called radiative recombination.
- ⇒ In p-n diode during recombination heat comes out called dissipative recombination.
- ⇒ In LED Spontaneous Emission occurs.

* Advantages:

- ⇒ Small size ✓
- ⇒ Less weight. ✓
- ⇒ Low cost. ✓
- ⇒ Long life. ✓
- ⇒ Low power consumption.
- ⇒ Rugged construction. ✓
- ⇒ Temp. dependence is less. ✓

* Disadvantages:

- ⇒ Not highly directional.
- ⇒ Not highly efficient.

* Light Amplification by Stimulated Emission of Radiation (LASER).

⇒ If EHP recombination occurs after completion of life time and E_c gets converted to light then it is called Spontaneous emission which occurs in LED.

⇒ If recombination occurs before life time completion due to external disturbance and light comes out it is called Stimulated emission which occurs LASER.

⇒ LASERS are produced in Cavity. In a Cavity say population inversion is achieved and an injected photon disturbs an e^- and comes out as such the disturbance during recombination generates another photon hence one photon becomes two. The process repeats and due to light amplification voluminous photons are generated. Light is coming out due to

due to stimulated emission with light amplification hence called LASER.


* Advantages:

- $\Rightarrow$ Highly directional.
- $\Rightarrow$ Highly Chromatic.


* Disadvantages.

- $\Rightarrow$ (Invert the advantages of LED).

$\Rightarrow$




$\Rightarrow$ Spontaneous Emission



Stimulated Emission

* PIN Photodiode:



⇒ $E_\lambda \geq E_g$

$$E_\lambda = hf = \frac{hc}{\lambda} \rightarrow \lambda_{\max} (\mu\text{m}) = \frac{1.24}{E_g (\text{eV})}$$

⇒ Quantum efficiency $\rightarrow \eta = \frac{\text{No. of EHP's generated}}{\text{No. of Photons Incident}}$

$$\eta = \frac{I_p / q}{P_o / hf}$$

⇒ Responsivity $R = \frac{I_p}{P_o} = \frac{\eta q}{hf}$ Amp/Watt.

⇒ λ : Wavelength of incident photon.

f : freq. of incident photon.

P_o : Incident optical power.

h : Planck's constant.

→ c : Speed of light

I_p : Photo current generated in PIN diode.

⇒ If a Photon having an energy greater than or equal to E_g of a semiconductor falls on the same semiconductor then by absorbing energy of photon, photo carriers are generated which get attracted towards opposite polarity of applied reverse biased and produce photo current I_p .

⇒ Light energy is converted to electric energy hence called photodiode. In the absence of light thermally generated charge carriers support reverse Saturation current I_0 called Dark current.


⇒ The range of wavelength over which photo diode gives output is called Spectral Response.

⇒ Minimum optical power to be incident

On a photo diode to produce a usable output is called light sensitivity.

* Avalanch Photodiode (APD):

⇒



⇒ $M = \frac{I_M}{I_p} > 1.$

$$R_{APD} = \frac{\eta \tau}{h\nu} \cdot M,$$

⇒ M : Multiplication factor due to avalanche multiplication.

I_M : Multiplied photo current generated in APD.

$\Rightarrow$ due to incident photons photo carriers are generated which pass through n^+p junction where a large reverse external electric field is applied. due to which avalanche BD occurs. Hence avalanche multiplication starts. hence charge carriers and current increases.

$\Rightarrow$ For a power P_0 incident on APD say I_M is the current generated and for the same power incidented on PIN diode say I_P is the current generated then

$$\frac{I_M}{I_P} > 1.$$

$\Rightarrow$ Increase in charge carriers and current is called current amplification.

$\Rightarrow$ [Q] A silicon APD has a quantum efficiency of 0.65 at a freq. of 0.33×10^{15} Hz. Suppose 0.5 μ W of optical power produces a multiply photo current of 10 μ A. Calculate pm multiplication factor M .

Soln:

$$I_M = \frac{\eta q}{hf} \cdot P_0$$

$$\Rightarrow M = \frac{I_M \cdot hf}{\eta q}$$

$$M = 10 / 10^{-7} \times$$

$\Rightarrow$ Applied η and P_0 to PIN diode and calculate I_p .

$$\therefore I_p = \frac{\eta q}{hf} \times P_0$$

$$\therefore I_p = \frac{0.65 \times 1.6 \times 10^{-19}}{6.626 \times 10^{-34} \times 10^{15} \times 0.33} \times 0.5 \times 10^{-6}$$

$$I_p = 0.238 \mu A$$

$$M = \frac{I_M}{I_p} = \frac{10 \mu A}{0.238}$$

$$M = 42.05$$

$$\boxed{M \approx 42}$$

Q A PIN photodiode is constructed with GaAs which has a band gap of 1.43 eV find the longest wave ~~length~~ length that can generate current.

Soln:

$$\lambda_{\max} (\text{nm}) = \frac{1.24}{E_g (\text{eV})}$$

$$\Rightarrow \lambda_{\max}(\mu\text{m}) = \frac{1.24}{1.43}$$

$$\lambda_{\max} = 0.86 \mu\text{m}$$

Q 6×10^6 photons are incident on a PIN diode and 5.4×10^6 EHPs are generated. Calculate quantum efficiency.

Solⁿ:

Quantum efficiency $\eta = \frac{\text{No. of EHP's generated}}{\text{No. of incident photon}}$

$$\eta = \frac{5.4 \times 10^6}{6 \times 10^6}$$

$$\eta = 90\%$$

Q Photons are incident on a PIN diode which has a responsivity of 0.65 A/watt . If optical power level is $10 \mu\text{W}$. Calculate photo current generated.

Solⁿ:

$$I_p = R \cdot P_o \quad \frac{\text{A/watt}}{\text{Watt}}$$


$$R = \frac{I_p}{P_o}$$

$$\therefore I_p = R \cdot P_o = 0.65 \times 10 \times 10^{-6}$$


$$I_p = 6.5 \mu\text{A}$$

Q A LED is Connected as shown it should glow when V_1 is at logic '0' state (0.2V). Calculate R_1 . Assume in active state current is 15mA.

Sol'n:
=



$\Rightarrow V_1$ is at Logic '0' $\Rightarrow V_1 = 0.2 = 0.2$



By KVL,

$$5 - 1.7 - (15 + R_1) 15m = 0.$$

$$\frac{3.3}{15} = 15 + R_1.$$

$$\therefore R_1 = \frac{21015}{191.67} \Omega$$

* Junction Field Effect Transistor (JFET):

⇒




Fig-4

⇒




Fig-5

⇒




Fig-6

⇒




Fig- ①

⇒





Fig- ②

⇒

(A)


$V_{DS} = 0$

$V_{GS} = +1$



(C)


$V_{DS} \uparrow \uparrow (6V)$



I_D
10 mA


(B)

$V_{DS} \uparrow (3V)$




(D)

$V_{DS} \uparrow \uparrow \uparrow (10V)$




I_D
10 mA

(E)



I_D
10 mA


(F)



E

(E)

$V_{GS} \uparrow \uparrow$
(-6V)



⇒ Channel supports flow of only one charge carrier hence it is unipolar device.

⇒ The Voltage betⁿ drain and Source V_{DS} is to be chosen such that charge carriers enter through source terminal into channel and leave the channel through drain terminal.

⇒ The Top and Bottom p⁺ gates along with n-channel form gate junction diodes.

⇒ The Voltage betⁿ gate and Source V_{GS} is to be chosen such that gate junction diodes are reversed biased.

⇒ Interchanging drain and source terminal will not affect the operation hence circuit symbol doesn't differentiate betⁿ drain and source terminals.

⇒ The direction of arrow shows the direction flow of current when gate p⁺n diode is forward bias.

⇒ Pinch-off:

	V_{DS}	V_{GS}	I_D	
①	↑	CONST.	CONST.	(POR) (pinch off region).
②	CONST.	↑	0	

→ In fig - (A), the top and bottom curves drawn for $V_{GS} = 0$ and $V_{DS} = 0$

Correspond to penetration of depletion region into channel under open circuit condition of gate in diode.

→ ~~The~~ N-channel, semiconductor bar acts like resistor across which a voltage V_{DS} is given through which a current I_D flows.

→ As V_{DS} increases I_D increases linearly as shown in ohmic region. (OR).

→ From left to right length (L) increases Resistance increases, voltage drop increases and Reverse bias given to n-side progressively increases hence penetration

of depletion region into channel progressively increases hence depletion region takes a non-uniform shape called Wedge shape.

→ To the left, to middle and right sides penetration of depletion region into channel will be more in $V_{DS} = 3V$ case than $V_{DS} = 3V$ case. since in $3V$ case reverse bias is more than corresponding $3V$ case but the shape is still non-uniform.

⇒ $2a$: height of channel (distance betⁿ gates)

a : half height of channel.

$2b(x)$: Effective height of channel (distance betⁿ depletion region at a distance of x).

$b(x)$: Effective half height of channel.

h_1, h_2 : max, min effective height of channel.

→ minimum effective e- height decides the magnitude of drain current.

⇒ w.r.t. Stability and retaining of current fig- (D) is correct and fig - (A) is wrong hence as V_{DS} increases from 6V to 10V fig- (C) moves to (D) hence I_D becomes constant as shown in CCR (Constant Current Region).

⇒ Beyond CCR as V_{DS} increases across top and bottom depletion regions a large electric field gets developed and avalanche BD occurs hence avalanche multiplication starts hence charge carriers and I_D increase or un controllably as in BD region (BDR).

⇒ Maximum Controllable current is possible in CCR hence called Saturation Region (SR). Hence OR (ohmic region) becomes Non Saturation

region (NSR).

→ ECR and VVR will occur at a lesser value of V_{DS} for $V_{GS} = -1V$ compare to $V_{GS} = 0V$ since in $V_{GS} = -1V$ case initial depletion region is deeper than $V_{GS} = 0V$ case. Device can be used as Voltage Variable Resistor (VVR) by Varying V_{GS} in Ohmic region.

→ Input Resistance

$$R_{GS} = \frac{V_{GS}}{I_G} \text{ is high.}$$

⇒ As V_{GS} increases (more -ve) reverse bias given to gate in diodes increases more and more hence penetration of depletion region into channel increases hence minimum effective height and drain current decreases more and more. at a particular voltage fig-(F) occurs hence minimum effective height and I_D become zero. Thus, Transfer char. can be explained.

Note:

→ If V_{GS} increases and fig- (E) occurs then minimum effective height, drain current, current through Resistance, drop across Resistances and voltage given to n side of diodes become zero hence the diodes are open circuited hence width of depletion region decreases hence fig- (E) jumps to (A) hence fig (E) earlier was unstable.

→ If V_{GS} increases and fig- (E) occurs then even if voltage given to n-sides of diodes becomes '0' still the diode are reversed biased due to -ve supply given by V_{DS} to P^+ side.

→ In a Reverse bias, diode a large depletion region can survive hence this time fig- (E) is a stable state.

→ Pinch off voltage V_p is defined by voltage betⁿ gate and source V_{GS} for $V_{DS} = 0$ at which channel closes.

V_p is $-ve$ for n -channel and $+ve$ for p channel).

→ As input voltage V_{gs} increases, input current I_{cr} is constant but output voltage current I_D decreases hence it is Voltage ~~control~~ device.

→ In fig- (F), $+ve$ means $+ve$ charged donor ion existing in depletion region of n -channel, $-ve$ means $-ve$ charged acceptor ion existing in depletion region of p^+ -gate.

→ Across $+ve$ and $-ve$ ions existing in depletion region internally electric flux line get developed which control the operation hence called electric field effect.

⇒ Electric field developed across a junction is controlling the operation of a 3-terminal device hence called Junction Field Effect Transistor (JFET).

* Salient Points of JFET: (compare to BJT)

- ⇒ Voltage Controlled device.
- ⇒ I/p Resistance is high.
- ⇒ No offset Voltage.
- ⇒ Unipolar device.
- ⇒ Small in size.
- ⇒ Better thermal stability.
- ⇒ Easy to fabricate.
- ⇒ Low power consumption.


Note:

→ In a BJT in the path of flow of current a junction exist hence a minimum offset voltage V_r to be applied for BJT to go to on state. No such junction (or) offset voltage for JFET.

* Applications:

- ⇒ Voltage Variable resistor.
- ⇒ Buffer.
- ⇒ Digital Analog switch.

→ A digital pulse is controlling a operation of analog switch hence called digital analog switch.



$$\Rightarrow V_p = (-q N_D a^2 / 2\epsilon) \rightarrow \text{N-Channel.}$$

$$V_p = (+q N_A a^2 / 2\epsilon) \rightarrow \text{P-Channel.}$$

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$\rightarrow V_{DS} + V_p = V_{GS}$$

$$\rightarrow V_{GS} = (1 - b/a)^2 V_p$$

$$\rightarrow I_D = \frac{2a\omega q N_D \mu_n}{L} \left[1 - \left(\frac{V_{GS}}{V_p} \right)^{1/2} \right] V_{DS}$$

$$R_{d, on} = \frac{V_{DS}}{I_D} \Big|_{V_{GS}=0} = \frac{L}{2a\omega q N_D \mu_n}$$


$\Rightarrow I_{DSS}$: Drain Saturation current at $V_{GS}=0$

I_{DS} : Drain satⁿ current when $V_{GS} \neq 0$.


$R_{d, on}$: drain on Resistance.

* Induced P-Channel Enhancement
MOSFET (IGFET) (OR) PMOS.

⇒



⇒



$$\Rightarrow V_{DS} = V_{DG} + V_{GS}$$


$$V_{DS} = -V_{GD} + V_{GS}$$

$$V_{GD} \downarrow = \boxed{V_{GS}} - V_{DS} \uparrow$$

$$\Rightarrow R_{DS} = \frac{V_{GS}}{\frac{I_D}{\approx 0}} = \infty$$

$$R = \frac{\rho L}{A}$$

$$\uparrow V_{DS} = \uparrow I_D R$$



$\Rightarrow$ Device supports flow of only one charge carrier hence it is unipolar device. The voltage betⁿ D & S V_{DS} is to be chosen such that charge carriers enter through source terminal into device and leave the device through drain terminal.

$\Rightarrow$ For $V_{GS} = 0$ diffused p^+ region and n^- substrate form diodes. For a given V_{DS} source diode is forward bias and drain diode is RB. hence $I_D = I_0$, very small current flows.

$\Rightarrow$ Even if V_{DS} increases $I_D = I_0$ will be

constant Since n^- channel opposes the flow of charge carrier.

$\Rightarrow$ Say V_{GS} is made -ve then holes of substrate are pulled towards gate terminal but they can ~~not~~ reach gate due to insulating SiO_2 layer hence they get accumulated beneath SiO_2 layer betⁿ the two p^+ region called Induced p^- channel. which supports flow of charge carriers hence drain current increases.

$\Rightarrow$ For the same V_{DS} as earlier if V_{GS} becomes more and more -ve then channel becomes more and more p^- -type. hence I_D increases called Enhancement type.

$\Rightarrow$ For a given value of V_{GS} Induced channel and diffused areas act like a resistor across which a voltage V_{DS} is given through which a current I_D flows as V_{DS} increases I_D increases linearly as shown in ohmic region ~~(OR)~~ (OR)

→ Beyond a Particular V_{DS} if V_{DS} further increases Pull exerted on the incoming holes to the drain side decreases hence holes get accumulated at source side hence height of induced channel at drain side becomes constant hence I_D becomes constant as in constant current region (CCR). Maximum current is possible in CCR hence called Saturation region (SR). and hence (OR) becomes non-saturation region (NSR).


⇒ Device can be used as Voltage Variable Resistor (VVR) or in OR. by Varying V_{GS} .

⇒ Input resistance $R_{in} = \frac{V_{GS}}{I_{in}}$ ideally is infinity practically very high. since gate terminal is insulated by SiO_2 layer. As V_{GS} , increases input voltage increases input current I_{in} is constant and output current I_D increases hence It is Voltage Controlled Device.


⇒ Electric field developed across metal oxide semiconductor (MOS) is controlling the operation of a 3-terminal device hence called metal oxide semiconductor Field Effect Transistor. (MOSFET).

⇒ Gate terminal is Insulated hence called insulated gate field effect Transistor. (IGFET).


* Enhancement Cum Depletion
N-Channel MOSFET:




⇒






⇒ $V_{GS}=0$



$V_{GS} = -ve$



⇒ $V_{GS} = +ve$



$\Rightarrow$ For $V_{GS}=0$, diffused n-Channel supports flow of charge carriers hence, a non-zero value of I_D is possible.

$\Rightarrow$ Say V_{GS} is made -ve then e^- of channel are supplied to substrate and holes of substrate are attracted to channel hence channel becomes p-type and opposes flow of charge carriers hence I_D decreases called depletion mode.

$\Rightarrow$ Say V_{GS} is made +ve then holes of channel are supplied to substrate and e^- of substrate attracted into channel hence channel becomes more n-type hence I_D increases called Enhancement mode.

* Applications:


$\Rightarrow$ Voltage Variable Resistor.

$\Rightarrow$ Buffer.

$\Rightarrow$ Memory Element.

Note: In PMOS there is no ~~depletion~~ problem. Premature ON.


=>



$$V_{GS} = +5V$$

$$V_{DS} = +4.9V$$

"Premature on"



$$V_{GS} = -5V$$

=> During the preparation of SiO_2 layer certain free charge impurities will get developed which were seen to effect the operation.

=> In Nmos V_{GS} +ve will dipple the impurities hence they move the bottom surface of SiO_2 layer and attract charge carriers into channel and make the device to get switched on at a voltage prior to designed voltage called 'premature on' problem.

⇒ In PMOS V_{GS} -ve attracts impurities hence they move to top surface of SiO_2 layer. They can not affect incoming charge carriers hence device gets switched on at designed voltage.

Q An n-Channel JFET has $I_{DSS} = 8mA$
 $V_{GS(OFF)} = -5V$. Calculate minimum voltage betⁿ D & S for pinch off.
and drain current given $V_{GS} = -2V$.

Solⁿ:
=

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$V_P = V_{GS(OFF)} = -5V$$

$$\therefore I_D = 8 \left[1 - \frac{(-2)}{(-5)} \right]^2$$

$$\boxed{I_D = 2.88mA}$$

$$\therefore V_{DS} + V_P = V_{GS}$$

$$V_{DS(min)} = V_{GS} - V_P$$

$$= -2 - (-5)$$

$$\boxed{V_{DS(min)} = +3V}$$

a) Gate current is 1 nA when a reverse gate voltage of 12 V is applied to FET. R_{gs} in $M\Omega$ is.

Soln:

$$R_{gs} = \frac{V_{gs}}{I_g} = \frac{12}{1 \times 10^{-9}} = 12 \times 10^9 \Omega$$

$$R_{gs} = 12 \times 10^3 M\Omega$$

a) For n-channel Silicon FET given half channel height 3×10^{-4} cm. calculate effective half channel height b given $V_{gs} = V_p/2$.

Soln:

$$V_{gs} = (1 - b/a)^2 V_p$$

$$\therefore 2 \neq (1 - b/a)^2$$

$$1 = 1 - b/a$$

$$b/a = 1 - 1$$

$$\therefore \frac{1}{2} = (1 - b/a)^2$$

$$b/a = 1 - 0.707$$

$$b = 0.878 \times 10^{-4} \text{ cm}$$

a) Pinch-off voltage for n-channel FET given $a = 2 \times 10^{-4}$ cm

$$N_D = 125 \times 10^{13} \text{ cm}^{-3}$$

$$\epsilon = 106.18 \times 10^{-14} \text{ F/cm}$$

Soln:

$$V_p = - \frac{q N_D a^2}{2\epsilon}$$

$$V_p = - \frac{1.6 \times 10^{-19} \times 125 \times 10^{13} \times 4 \times 10^{-8}}{2 \times 106.8 \times 10^{-14}}$$

$$\therefore V_p = -3.74 \text{ V}$$