


COA - SN (Short Note)

W = 4B

**

Cache Memory:

• Direct Mapping -



$$\text{No. of Block in MM} = \frac{\text{MM size}}{\text{Block size}} \rightarrow \text{Physical address} = 6 \text{ bit}$$

$$P.A = \text{Tag (2)} \mid \text{Line no (2)} \mid 2$$


Block num Block offset (Block size)

6 bit

$$\text{no. of line} = \frac{\text{Cache size}}{\text{line size}} \rightarrow \text{line size} = \text{Block size}$$

$$\text{Tag Directory size} = (\text{Tag size} \times \text{no. of lines})$$

• Direct Mapping HW Imp -



$$\text{Total time taken} = (\text{latency of MUX} + \text{latency of comparator}) = (1 + 1) \text{ ns} = 2 \text{ ns}$$

$$\text{no. of MUX} = \text{no. of Tag bits}$$

$$\text{Tag size} = K \text{ bit}$$

$$\text{MUX} = K \text{ \& } \text{comparator} = 1 \times (K \text{ bit compare})$$

$$\text{Tag} = \frac{\text{Main Memory size}}{\text{cache size}}$$

• Dis adv: → conflict miss problem.


Block req by CPU	0	A	8, 12, 20
	1	B	9
	2	C	
	3	D	15

$$L.N = B.N \% NL$$

Block num. No. of line

Associative Mapping -

* → can solve conflict miss problem.



→ 4 lines req = 4 comparators, so HW cost increase.



* → no. of comparators = no. of cache lines

* → hit latency = PD of comparators + PD of OR gate

Set - Associative Mapping -

→ no. of comparators reduced.

→ K-way set associative req K-comparators.



• MM size = 64B

• Cache S = 32B

• Block size = 4B

• Set size = 2 Blocks (lines)

↓
2-way set associative
Sets = $\frac{\text{Lines (no. of)}}{\text{2-way set (set size)}}$


$$= \frac{8}{2} = 4$$

pipelining:

→ used to execute more than one instruction at same time.

$$\rightarrow \text{Time} = \frac{1}{\text{frequency}}$$

→ to execute 3-instruction = $3 \times 4 = 12$ clock pulse req (Without pipelining)



**

→ Phase time Diagram -

	1	2	3	4	5	6	7	8	9	10	11	12
IF	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	I ₈	I ₉	I ₁₀		
ID		I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	I ₈	I ₉		
EX			I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	I ₈	I ₉	
WB				I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	I ₈	I ₉

now to execute 3-Instruction = 6 clock req (with pipelining)

$$\text{Utilization or efficiency} = \frac{\text{Total no. of box used}}{\text{Total no. of box}} = \frac{36}{4 \times 12} = \frac{3}{4}$$

$$\text{Speed up} = \frac{\text{Time taken without pipelining}}{\text{Time taken with pipelining}} = \frac{T_{np}}{T_p} = \frac{nm}{n+(m-1)}$$

$$\text{Speed up} = m \times \text{efficiency}$$

→ no. of phases, here $m=4$.

$$T_p = 1 \times m + (m-1) \times 1 \rightarrow \text{with pipelining.}$$


 $m \rightarrow$ no. of instruction.

$$T_{np} = n \times m \rightarrow \text{without pipelining.}$$

Q.

	S ₁	S ₂	S ₃	S ₄	clk
I ₁	2	1	1	1	1
I ₂	1	3	2	2	2
I ₃	2	1	1	3	3
I ₄	1	2	2	2	4

• pipeline ex-



$$\text{CPU CPI} = 1$$

$$T = 14 \text{ ns} + 1 \text{ ns} = 15 \text{ ns}$$

$$f = \frac{1}{15 \text{ ns}}$$