

Operational Amplifiers

LEARNING OBJECTIVES

After reading this chapter, you will be able to understand:

- Operational Amplifiers
- · Single-ended operation
- · CMRR (common mode rejection ratio)
- · Level-shifter
- · 2 electrical parameters of op-Am
- Open loop op-Amp configurations
- The non-inverting amplifier
- · Closed loop op-Amp configurations

- Filters
- Oscillators
- · Theory of sinusoidal oscillators
- · Waveform generators and wave shaping circuits
- · Square wave generation from sinusoid
- · Monostable multivibrator
- Power supplies

OPERATIONAL AMPLIFIERS

An operational amplifier is a direct, coupled, high gain amplifier consisting of one or more differential amplifiers, usually followed by a level translator and an output stage. The output stage is generally a push-pull or push-pull complementary-symmetry pair



Figure 1 Block diagram of a typical op-amp

Differential Amplifier

Symbol:





Modes of operation:

- (i) Single-ended: Either of the input is grounded
- (ii) Double-ended: Opposite polarity signals are applied at two inputs.
- (iii) Common mode: Two similar input signals are applied at both inputs.

DC analysis:

- (i) Make the AC sources ground
- (ii) Replace the coupling capacitors open

Equivalent Circuit:



3.218 Analog and Digital Electronics

KVL at input side gives $0 - V_{BE} - V_E = 0$ $V_E = -0.7 V$ $V_E - I_E R_E + V_{EE} = 0$ $I_E = \frac{V_{EE} - 0.7}{R_E}$

Example 1: Determine I_E and V_C for the given circuit



(A) 4.1 V and 5 mA(C) 5 V and 5 mA

(D) 4.6 V and 2.5 mA

Solution: (D)

$$I_{E} = \frac{V_{EE} - 0.7}{R_{E}}$$
$$I_{E} = \frac{9 - 0.7}{3.3 \text{ k}} = 2.5 \text{ mA}$$
$$V_{C} = V_{CC} - \frac{I_{E}}{2} R_{C}$$

$$V_c = 4.6 \text{ V}.$$

Single-ended operation:



Voltage gain $A_V = \frac{R_C}{2r_e} = \frac{V_{C_1}}{V_{in_1}}$

Input impedance $Z_i = 2\beta r_e$

Double-ended Operation:



$$V_d = V_{\text{in}_1} - V_{\text{in}_2}$$
$$A_V = \frac{V_0}{V_d} = \frac{R_c}{2r_e}$$

Common-mode Operation:



In all IC design application, ' A_c ' (common-mode gain) must be as small as possible. Hence R_E has to be so larger. So R_E is replaced by a constant current source to achieve smaller ' A_c '.



CMRR (Common-mode rejection ratio):

 $CMRR = \frac{A_d}{A_c}$ $CMRR \text{ in } dB = 20 \log \left(\frac{A_d}{A_c}\right)$ Where, A_d = Differential gain A_c = common mode gain

In all practical applications, CMRR should be as high as possible. Ideal value of CMRR = ∞

Example 2: Calculate the single-ended voltage gain for the given circuit?



л

Solution: (C)

$$A_{v} = \frac{R_{c}}{2r_{e}}$$

$$r_{e} = \frac{26}{I_{E_{1}}} \text{ mV} = \frac{26}{I_{C_{1}}} \text{ mV}$$

$$I_{E} = \frac{V_{EE} - 0.7 \text{ V}}{R_{E}} = 193 \text{ \muA}$$

$$I_{C1} = \frac{I_{E}}{2} = 96.5 \text{ \muA}$$

$$\therefore \quad r_{e} = \frac{26 \text{ mv}}{96.5 \text{ \muA}} = 269 \Omega$$

$$A_{v} = \frac{R_{c}}{2r_{e}} = 87.4$$

Level-Shifter

The purpose of the coupling capacitor in any amplifier is to block DC and allows AC. In the absence of a capacitor, level-shifter circuit is used to block DC

Simple Level Shifter:



Resistor R_2 not only level-shifts DC by an amount $\frac{R_2}{R_1 + R_2}$ but also attenuates the AC signal. Remedy is to replace R_2 with current mirror circuit.

Current-mirror Circuit



If both the transistors are assumed to be symmetrical,

$$I_{\text{out}} = I_C + \frac{2I_c}{\beta}$$
$$= I_c [1 + 2/\ell]$$

 $= I_C [1 + 2/\beta]$ If ' β ' is designed to be so large, then

$$I_{\rm out} \approx I_C \approx I_{\rm in}$$

Advantage: I_c depends only on base current but not on the collector-emitter voltage.

Example 3: Find $V_1 - V_2$ level shift in the given circuit if V_{BE} = 0.7 V and β is assumed to be so large?



Solution: (C) $V_B = -0.7 + 5 = 0$ $V_B = -4.3 \text{ V}$ $I = \frac{10 - V_B}{10 \text{ K}} = 1.43 \text{ mA}$

 \therefore Current through 3 k Ω resistor is 1.43 mA $V_1 - V_2 = 0.7 + I(3 \text{ k}\Omega)$ $V_1 - V_2 = 4.99$



Figure 2 Schematic symbol for op-amp

Example 4: Two perfectly matched silicon transistors are connected as shown in the figure. Assuming β of the transistors to be very high and forward voltage drop in diode will be 0.7 V, the value of current *I* is



3.220 Analog and Digital Electronics

Solution: (B)

Since both are perfectly matched

$$V_{BE_{1}} = V_{BE_{2}}$$

$$\frac{I_{C_{1}}}{I_{C_{2}}} = \exp^{\left[\frac{V_{BE_{1}} - V_{BE_{2}}}{V_{t}}\right]} = e^{0} = 1$$



Since β is the same for both transistors, $I_{B_1} = I_{B_2} = I_B$ By KVL in loop at Q_1 , $I_R = \frac{0 - 0.7 - 0.7(-5)}{1 \text{ k}\Omega} = 3.6 \text{ mA}$ KCL at point M,

$$I_{R} = I_{C_{1}} + 2I_{B} = I_{C_{1}} + 2\frac{I_{C_{1}}}{\beta}$$
$$I_{C_{1}} = \frac{\beta}{\beta + 2} \cdot I_{R}$$

for large β

$$I_{C_1} \approx I_R = 3.6 \text{ mA}$$

Common Data for Questions 5 to 7: The differential amplifier, of shown in the figure has element values $R_c = 50 \text{ k}\Omega$, $r_{\pi} = 1 \text{ M}\Omega$, $R_s = 2 \text{ k}\Omega$, $R_E = 200 \text{ k}\Omega$, $\beta_0 = 2 \times 10^3$



Example 5:	Differential mode	voltage	gain is
(A) –300		(B)	-200
(C) -100		(D)	50

Solution: (C)

$$h_{fe} = \beta = 2 \times 10^3, r_{\pi} = 1 \text{ M}\Omega$$
$$R_c = R_L = 50 \text{ k}\Omega, R_E = 200 \text{ k}\Omega, R_S = 2 \text{ k}\Omega$$
$$A_{DM} = -\frac{h_{fe}R_L}{r_{\pi}} = -\frac{2 \times 10^3 \times 50 \times 10^3}{1 \times 10^6} = -100$$

 Example 6:
 Common mode voltage gain is

 (A) -0.5
 (B) -0.25

 (C) -0.125
 (D) 0

Solution: (C)

$$A_{CM} = -\frac{R_L}{2R_E} \text{ when } r_{\pi} > R_S$$
$$= -\frac{50 \text{ k}\Omega}{2 \times 200 \text{ k}\Omega} = -\frac{1}{8} = -0.125$$

Exa	mple 7:	The value of CMRR in dB is
(A)	800	(B) 60
(C)	58	(D) ∞

Solution: (C)

$$CMRR = \frac{A_{DM}}{A_{CM}} = \frac{100}{0.125} = 800$$

CMRR in $dB = 20 \log (800) = 58 dB$

ELECTRICAL PARAMETERS OF OP-AMP

Input offset voltage is the voltage that must be applied between the two input terminals of an op-amp to null the output.

The algebraic difference between the currents into the inverting and non-inverting terminals is referred to as input offset current $I_{i_0} = |I_R - I_R|$

offset current $I_{io} = |I_{B_1} - I_{B_2}|$ Input bias current I_B is the average of the currents that flow into the inverting and non-inverting terminals of op-amp

$$I_{B} = \frac{I_{B_{1}} + I_{B_{2}}}{2}$$

Common mode rejection ratio is the ratio of differential voltage gain A_{d} to the common mode voltage gain A_{CM}

$$CMRR = \frac{A_d}{A_{CM}}$$

The higher the value of CMRR, the better is the matching between the input terminals.

The change in an op-amp input offset voltage V_{io} caused by variations in supply voltages is called the supply voltage rejection ratio (SVRR), PSRR.

Slew rate is defined as the maximum rate of change of output voltage per unit of time and is expressed in volt per microseconds

$$SR = \frac{dV_0}{dt} \bigg|_{\text{maximum}} V/\mu s$$

Slew rate indicates how rapidly the output of an op-amp can change in response to the changes in the input frequency, slew rate changes with change in voltage gain, and is normally specified at (+1) unity gain

The ideal op-amp characteristics:

- 1. Infinite voltage gain (A)
- 2. Infinite input resistance (R_i)

Chapter 7 Operational Amplifiers | 3.221

- 3. Zero output resistance (R_0)
- 4. Zero output voltage when input voltage is zero
- 5. Infinite bandwidth
- 6. Infinite CMRR
- 7. Infinite slew rate

Equivalent Circuit of an Op-Amp



OPEN LOOP OP-AMP CONFIGURATIONS



The Inverting Amplifier



The Non-Inverting Amplifier



Very small values of input voltages can drive the open opamp into saturation, as gain is very high, this prevents the use of open loop configurations of op-amps in linear applications.

Very high gain of open loop op-amp as well as its variation with temperature, power supply, and production yield makes the open loop op-amp configuration, unsuitable for linear applications.

CLOSED LOOP OP-AMP CONFIGURATIONS Inverting Amplifier



This is voltage shunt feedback circuit

Non-inverting Amplifier



This is voltage series negative feedback configuration

Voltage follower



Current to Voltage Converter



The introduction of negative feedback stabilizes the gain; however, it is also smaller than the open loop gain. On the contrary, positive feedback is necessary in oscillator circuits.

The use of negative feedback in a non-inverting amplifier increases the input impedance, and bandwidth, and decreases output resistance, total output offset voltage.

The input resistance of the inverting amplifier is relatively smaller because it depends on the resistance connected in series with the input signal source.

A special case of non-inverting amplifier is voltage follower, while the current to voltage converter is the special case of inverting amplifier. The voltage converter produces output voltage proportional to input current.

Differential Amplifiers



Figure 3 Differential amplifier with one op-amp



Figure 4 Differential amplifier with two op-amps

Negative feedback is also used in differential amplifier. The differential amplifier with one op-amp has the same characteristics as inverting amplifier, while the amplifier with two op-amps has the same characteristics as the non-inverting amplifier.

AC Amplifier–Inverting Amplifier



The coupling capacitor not only blocks the DC voltage but also sets the low frequency cutoff limit

$$f_L = \frac{1}{2\pi C_i (R_{iF} + R_o)}$$

The high frequency $\operatorname{cutoff} f_H$ or high end of the bandwidth depends on the closed loop gain of the amplifier

$$f_F = \frac{(\text{unity gain bandwidth})}{A_F} \times k$$

nd $k = \frac{R_F}{R_1 + R_F}$,
 $A_F = \frac{-R_F}{R_i}$ (inverting amplifier)
 $= 1 + \frac{R_F}{R_i}$ (non inverting amplifier)

а

The Peaking Amplifier

 R_i



The peaking response, that is the frequency response that peaks at a certain frequency, can be obtained by using a parallel LC network with the op-amp

$$f_P = \frac{1}{2\pi\sqrt{LC}}, \text{ if } Q_{\text{coil}} \ge 10$$

The gain of amplifier at resonance is maximum and is given Solution: (B) by $A_F = \frac{-R_F \parallel R_P}{R_1}$

 R_{p} = equivalent resistance of the tank current = $Q^{2}_{coil} R$, R = internal resistance of the coil

$$BW = \frac{f_p}{Q_p}, Q_p = R_F \parallel \frac{R_p}{X_L}$$

Weighted Amplifier



Summing amplifier:

$$R_a = R_b = R_c = R$$
, then $V_0 = \frac{-R_F}{R}(V_a + V_b + V_c)$

Averaging Amplifier: If $\frac{R_F}{R} = \frac{1}{n}$ for *n* inputs, then output is average of input voltages

Subtractor:



Example 8: The output voltage of the circuit



(A) 1.0 V

(B) 1.5 V

(C) 2.0 V

(D) 3 V

$$V_o = \left(1 + \frac{2R}{R}\right) \left[\frac{R}{R+R} \times 2 + \frac{R}{R+R} \times (-1)\right]$$
$$= 3\left[\frac{1}{2} \times 2 - \frac{1}{2}\right] = 1.5 \text{ V}$$

Example 9: An op-amp has a differential gain of 10³ and a CMRR of 100, the ouptut voltage of the op-amp with inputs $120~\mu V$ and $80~\mu V$ will be

(A)	26 mV	(B)	41 mV
(C)	100 mV	(D)	200 mV

Solution: (B)

$$CMRR = \left(\frac{A_d}{A_c}\right) = 100 \implies A_c = \frac{A_d}{100} = 10$$
$$V_d = V_1 - V_2 = 40 \ \mu V$$
$$V_c = \frac{V_1 + V_2}{2} = 100 \ \mu V$$
$$V_o = A_d \cdot V_d + A_c \cdot V_c$$
$$= 10^3 \times 40 \times 10^{-6} + 10 \times 100 \times 10^{-6}$$
$$= 41 \ mV$$

Example 10: The current I through resistance r in the circuit is



Solution: (C)

$$\frac{-V_a}{2R} = \frac{V_a - V}{2R} + \frac{V_a - V_b}{R}$$

$$4 V_a = 2V_b + V$$
(1)

$$\frac{V_b - V_a}{R} + \frac{V_b - V}{2R} + \frac{V_b}{2R} = 0$$
 (2)

So we get
$$-V_a = V_b = \frac{V}{6}$$

$$I = \frac{V}{12R}.$$

Example 11: Assuming the op-amp to be ideal, the gain V_{out}/V_{in} for the circuit shown is?



(D) -120

Solution: (D)

Nodal equation at 'V'



Nodal equation at inverting node, we get

$$\frac{V_{\rm in} - 0}{1} = \frac{0 - V}{10} \implies V_{\rm in} = \frac{-V}{10}$$
$$\frac{V_{\rm out}}{V_{\rm in}} = \frac{12}{-1/10} = -120$$

Example 12: Input Resistance $R_{in} = (\vartheta_x / i_x)$ of the circuit is



(A) $+100 \text{ k}\Omega$	(B) -100 kΩ
(C) +1 M Ω	(D) -1 MΩ

Solution: (B)

Using KCL at inverting terminal, we have

$$\frac{v_{x} - V}{R_{2}} + \frac{V_{x} - 0}{R_{1}} = 0$$
$$\frac{v_{x}}{V} = \frac{R_{1}}{R_{1} + R_{2}}$$

Using same at Non-inverting terminal

$$i_{x} = \frac{v_{x} - V}{R_{3}} = \frac{v_{x} - v_{x} \left(\frac{R_{1} + R_{2}}{R_{1}}\right)}{R_{3}}$$

$$i_{x} = \frac{-v_{x}R_{2}}{R_{1}R_{3}}$$
$$R_{\text{in}} = \frac{v_{x}}{i_{x}} = \frac{-R_{1}R_{3}}{R_{2}} = -100 \text{ k}\Omega.$$

The Integrator







Figure 6 Input–Output wave forms



The stability and low frequency roll-off problem can be corrected by the addition of a resistor R_F as shown in the practical integrator



The gain limiting frequency $f_a = \frac{1}{2\pi R_F C_F} \cdot R_F C_F$ and $R_1 C_F$

values should be selected such that $f_a < f_b$.

The input signal will be integrated properly if the time period 'T' of the signal is larger than or equal to $R_F C_F$

$$T \ge R_F C_F$$

where, $R_F C_F = \frac{1}{2\pi f_a}$

The Differentiator



The output V_o is equal to $R_F C_1$ times the negative instantaneous rate of change of input voltage V_{in} with time

Differentiator performs the reverse of the integrator's function, a cosine wave input will produce a sine wave output, or a triangular input will produce a square wave output.

The frequency at which gain is zero is

$$f_a = \frac{1}{2\pi R_F C_1}$$

The gain $\frac{R_F}{X_{C_1}}$ of the circuit increases with increase in frequency at a rate of 20 dB/decade. This makes the circuit

unstable, also the input impedance X_{C_1} decreases with increases in frequencies.

Both the stability and the high frequency noise problems can be corrected by the addition of two components R_1 and C_F



Figure 7 Practical Differentiator



Figure 8 Frequency response

The gain limiting frequency f_b is given by

$$f_b = \frac{1}{2\pi R_1 C_1}$$

Generally the values of f_a, f_b, f_c are

$$f_a = \frac{1}{2\pi R_F C_1}, f_b = \frac{1}{2\pi R_I C_1, f_c}$$

$$f_c = \frac{1}{2\pi R_F C_F}$$

$$f_c = \text{unity gain bandwidth}$$

The input signal will be differentiated properly if time period (*T*) of input signal $T \ge R_{E}C_{1}$





Example 13: A unit positive step is applied at the input of the circuit shown in figure. After 20 seconds the output V_{a} will be



(D) -20 V

Solution: (C)

$$V_o \frac{-1}{sCR} V_i = \frac{-1}{sCR} \cdot \frac{1}{s} (V_i \text{ is unit step})$$
$$= \left[\frac{-1}{s^2 RC} \right]$$
$$V_o = \frac{-1}{RC} t \text{ after 20 seconds}$$

$$V_o = \frac{-1}{1 \times 1} \times 20 = -20 \text{ V}$$

But $\pm V_{\text{sat}} = \pm 10 \text{ V}$ so output is -10 V.

Example 14: The current I_o is



3.226 | Analog and Digital Electronics

Solution: (B)

No current flows into input $I_o = \frac{V_s}{R_s}$.



Example 15: The open loop voltage gain of an operational amplifier is 240. The noise level in the output without feedback is 100 mV; if negative feedback with $\beta = \frac{1}{60}$ is used, the noise level in the output will be

Solution: (D)

$$N_f = \frac{N}{1 + \beta A} = \frac{100}{1 + \frac{1}{60} \times 240} = \frac{100 \text{ mV}}{5} = 20 \text{ mV}$$

Example 16: For the operational amplifier circuit shown in the figure. What is the maximum possible value of R_1 if the voltage gain required is between -10 and -25? Upper limit of $R_F = 1 \text{ M}\Omega$.



(A)	∞	(B) 1 MΩ
(C)	100 kΩ	(D) 40 kΩ

Solution: (C)

$$A_{v} = \frac{V_{o}}{V_{\rm in}} = \frac{-R_{F}}{R_{\rm l}}$$

for
$$A_n = -10 = \frac{-R_F}{R_1} \implies R_1 = 100 \text{ k}\Omega$$

for
$$A_n = -25 = \frac{-R_F}{R_1} \implies R_1 = 40 \text{ k}\Omega$$

The maximum possible value of

 $R_1 = 100 \text{ k}\Omega$

Voltage Limiters



Clippers



Clamper



FILTERS

An electric filter is a frequency-selective circuit that passes a specified band of frequencies and blocks or attenuates signals of frequencies outside this band.

Filters can be classified in a number of ways

- 1. Analog or digital: Analog filters are designed to process analog signals, while digital filters process analog signals using digital techniques.
- 2. Passive or active: Elements used in passive filters are resistors, capacitors and inductors. Active filters on other hand employ transistors or op-amps in addition to passive components.
- 3. Audio or radio frequency filters: The type of element used dictates the operating frequency range of the filter, RC filters are used for audio or low frequency operation, where as LC or crystal filters are employed at RF or high frequencies, especially because of their high Q value.

Most Commonly Used Filters First order low pass butterworth filter





f = frequency of input signal

 $f_H = \frac{1}{2\pi RC}$ = high cutoff frequency of filter

$$\frac{V_0}{V_{in}} = \frac{A_F}{\sqrt{1 + \left(\frac{f}{f_H}\right)^2}}, \ \phi = \tan^{-1}\left(\frac{f}{f_H}\right)$$

Second order low pass butterworth filter



 $A_F = 1 + \frac{R_F}{R_1}$ pass band gain

First order high pass butterworth filter



Second order high pass butterworth filter



Wide band pass filter



If figure of merit or Q factor Q < 10, then the filter is called as wide band pass filter

$$Q = \frac{f_0}{BW} = \frac{f_0}{f_H - f_L}$$
$$f_0 = \sqrt{f_H f_L}$$

 $f_{\!_H} = \text{high cutoff frequency}$

 $f_L =$ low cutoff frequency

 f_0 = resonance frequency

Narrow band pass filter





Another advantage of the multiple feedback filter is, its centre frequency f_c , can be changed, to a new frequency f'_c , without changing the gain or bandwidth, this is accomplished by changing R_2 to R_2 so that

$$R_2' = R_2 \left(\frac{f_c}{f_c'}\right)^2$$

Wide band reject filter



Wide band stop or wide band elimination filter, have lower (Q < 10); narrow band reject filter or notch filter will have higher Q.

Narrow band reject filter



All pass filter



The phase shift between V_0 and V_{in} is a function of input frequency 'f'

$$\phi = -2\tan^{-1}\left(\frac{2\pi fRC}{1}\right)$$

OSCILLATORS

Theory of Sinusoidal Oscillators

To build a sinusoidal oscillator, we need to use an amplifier with positive feedback, to use the feedback signal in place of the input signal. If the feedback signal is large enough and has the correct phase, there will be an output signal even though there was no external input signal.



In any oscillator, the loop gain $A_{\nu}\beta$ is greater than 1, when the power is first turned on. A small starting voltage (thermal noise) is applied to the input terminals and output voltage builds up, after the output voltage reaches a certain level, $A_{\nu}\beta$ automatically decreases to 1, and the peak to peak output becomes constant.

Gain without feedback = A_{y}

Gain with feedback
$$A_f = \frac{A_v}{A_v \beta}$$

If $A_{\gamma}\beta = 1 \Rightarrow A_{f} = \infty$, which means we can get the output with no input. However, oscillator works on circuit transients. Bark–Hausen's criterion:

- 1. Magnitude of loop gain is unity
- 2. Phase angle of loop gain is 0° or 360°

Steps to solve an Oscillator problem:

1. Find
$$\beta$$
, $\beta = \frac{V_f}{V_0}$
 $\beta = \beta_{\text{real}} + \beta_{\text{imaginary}}$
 $V_f \square \beta$

2. Find $A = \frac{V_0}{V_f}$

Equate = $A\beta$ = 1. Equate real parts and imaginary parts to get the frequency of oscillations and conditions for sustained oscillation.

The Wien Bridge Oscillator

The Wien bridge Oscillator is standard circuit for low to moderate frequencies in the range of 5 Hz to about 1 MHz.

Lag circuit



The phase angle $\phi = -\tan^{-1}\left(\frac{R}{X_c}\right)$ negative sign in phase angle represents the output voltage lags the input voltage.

Lead circuit



3.230 Analog and Digital Electronics

The phase angle is positive, means the output voltage leads the input voltage.

Lead-lag circuit

Wien bridge oscillator uses resonant feedback circuit called a lead-lag circuit.



Figure 10 Lead-lag network

At very low frequencies the series capacitor appears, open to the input signal, and there is no output signal, at very high frequencies, the shunt capacitor looks shorted, and there is no output. In between these extremes, the output reaches a maximum value at resonant frequency f_r at this frequency the feed back fraction B reaches a maximum value of 1/3.

Resonant frequency $f_r = \frac{1}{2\pi RC}$

$$\beta(\text{gain}) = \frac{1}{\sqrt{9 - \left(\frac{X_c}{R} - \frac{R}{X_c}\right)^2}},$$
$$\phi = \tan^{-1}\left(\frac{X_c/R - R/X_c}{3}\right)$$



Wien bridge oscillator uses both positive and negative feedback. The gain of the amplifier $(A_V) = 1 + \frac{2R'}{R'} = 3$. at resonance $(X_c = R)$, the gain of lead-lag network $\beta = \frac{1}{3}$. The loop gain = $A_V \beta = 1$.

The Wien bridge acts like a notch filter, a circuit with zero output at one particular frequencies, for a Wien bridge, the notch frequency equals to, $f_r = \frac{1}{2\pi RC}$.

Although it is superb at low frequencies, the Wienbridge oscillator is not suited to high frequencies (well, above $1MH_z$). The main problem is the limited band width of op-amp.

RC-Phase Oscillator

Phase-Shift Oscillator



Properties:

- 1. Each section gives 120° phase shift
- 2. Frequency of oscillations required is

$$F = \frac{\sqrt{3}}{2\pi R_{\rm F}C}$$

- 3. Condition for sustained oscillations: $R_F = 2R$
- 4. Minimum gain required is $|A| \ge 2$



Phase-shift oscillator with three lead circuit in the feedback path, at some frequency the total phase shift of the three lead circuit is 180° . The amplifier has an additional 180° of phase shift, because the signal drives the inverting input. As a result, the phase shift around the loop will be 360° equal to 0° .



Figure 11 Phase shift oscillator with lag circuits

Properties:

- 1. Each RC section doesn't produce 60° phase shift due to loading effect. However 3 RC sections together produces a phase shift of 180°.
- 2. Frequency of oscillations $f = \frac{1}{2\pi RC\sqrt{6}}$.
- 3. Condition for sustained oscillations was $R_F = 29R_1$.
- 4. Minimum gain required was $|A| \ge 29$

Twin-T Oscillator



The positive feedback to the non-inverting input is through a voltage divider. The negative feedback is through the twin T-filter.

To ensure that the oscillation frequency is close to the notch frequency, the voltage divider should have R_2 much larger than R_1 , This forces the oscillator to operate at a frequency near the notch frequency.

The limitation is it works only at one frequency, it cannot be easily adjusted over a large frequency range.

The Colpitts Oscillator



CE connection, Colpitts oscillator resonant frequency

JFET Oscillator has less loading effect on tank circuit.

Resonant frequency $f_r = \frac{1}{2\pi\sqrt{LC}}$

$$C = \frac{C_1 C_2}{C_1 + C_2}, B = \frac{C_1}{C_2}, A_{V(\min)} = \frac{C_2}{C_1}$$

Armstrong Oscillator

$$R_{1} = C_{E} = C_{E} = C_{E}$$

$$f_r = \frac{1}{2\pi\sqrt{LC}}, \ B = \frac{M}{L}, \ A_{V(\text{mid})} = \frac{L}{M}$$

M-mutual inductance at output

Hartley Oscillator



Hartley oscillator

$$f_r = \frac{1}{2\pi\sqrt{LC}}, \ L = L_1 + L_2, \ B = \frac{L_2}{L_1}, \ A_{V(\min)} = \frac{L_1}{L_2}$$

Hartley oscillator by using op-amp:



$$\begin{split} L_{eq} &= L_1 + L_2 + 2M \text{ (series aiding)} \\ &= L_1 + L_2 - 2M \text{ (series opposing)} \end{split}$$

Clapp oscillator



$$\begin{split} f_r &= \frac{1}{2\pi\sqrt{LC}}\,,\\ C &= \frac{1}{1/c_1 + 1/c_2 + 1/c_3}\,, \ B = \frac{C_1}{C_2}\\ A_{\nu(\mathrm{mid})} &= C_2/C_1 \end{split}$$

Example 16: Relation between R_1 and R_2 for sustained Oscillations if $\beta = \frac{1}{10} \angle 0^\circ$ for the following circuits.



(A) $R_F = 4R_1$ (B) $R_F = 10R_1$ (C) $R_F = 2R_1$ (D) $R_F = 9R_1$

Solution: (D)

$$A = 1 + \frac{R_F}{R_1}$$
$$A\beta = 1$$
$$\Rightarrow \left[1 + \frac{R_F}{R_1}\right] \frac{1}{10} \angle 0^\circ = 1 \angle 0^\circ$$

$$1 + \frac{R_F}{R_1} = 10$$
$$R_F = 9R$$

Example 17: A Colpitts oscillator has a coil with an inductance of 50 μ H and is tuned by a capacitor 400 pF across amplifier input and 200 pF across the output. Then the frequency of oscillation and the minimum gain for maintaining oscillations?

(A)	1.95 MHz, 3	(B)	1.95 MHz, 2
(C)	2.9 MHz, 3	(D)	2.9 MHz, 2

Solution: (B)

For Colpitts oscillator

$$f_0 = \frac{1}{2\pi\sqrt{LC_{eq}}}, C_{eq} = \frac{C_1C_2}{C_1 + C_2}$$
$$C_{eq} = \frac{400 \times 200}{600} = 133.33 \text{ pF}$$
$$f_0 = \frac{1}{2\pi\sqrt{50 \times 133.33 \times 10^{18}}} = 1.95 \text{ MHz}$$

For maintaining oscillations, $A\beta \Rightarrow 1$

$$A_{\text{loop}} = A_{v0} \cdot \frac{C_2}{C_1} = 1$$
$$A_{v0} = \frac{C_1}{C_2} = \frac{400}{200} = 2$$

Example 18: A clapp oscillator has the following circuit components $C_1 = 5000$ pF, $C_2 = 500$ pF, $L = 50 \mu$ H and C_3 is a 50 to 250 pF variable capacitor. Find out the tuning frequency range?



Solution: (C)

$$f_{0} = \frac{1}{2\pi\sqrt{LC_{eq}}}, \frac{1}{C_{eq}} = \frac{1}{C_{1}} + \frac{1}{C_{2}} + \frac{1}{C_{3}}$$

$$C_{eq} = \frac{5000 \times 500 \times 50}{5000 \times 500 + 5000 \times 50 + 500 \times 50}$$

$$= 45.045 \text{ pF for } C_{3} = 50 \text{ pF}$$

$$f_{0} = \frac{1}{2\pi\sqrt{50} \times 45.045 \times 10^{-18}} = 3.35 \text{ MHz}$$

$$C_{eq} = 161.29 \text{ pF for } C_{3} = 250 \text{ pF}$$
Then $f_{0} = 12.5 \text{ MHz}$

WAVEFORM GENERATORS AND WAVE SHAPING CIRCUITS

Comparators

An analog comparator or simply comparator has two input voltages V_1 and V_2 and one output voltage V_o . Often one of the Input (V_2) is a constant reference voltage V_R , and the other is a time varying signal.



1. Transfer characteristics of ideal comparator



2. Op-amp operated in open loop becomes a comparator



3. Transfer characteristics of practical comparator.

The Input is compared with the reference and the output is digitized into one of two states: $V_o = V(0)$ when $v(i) < V_R$ and $V_o = V(1)$ when $V_i > V_R$.



Practical comparator and transfer characteristics:

To obtain limiting output voltages which are independent of the power supply voltages, a Resistor R_1 and two back to back Zener diodes are added to clamp the output of comparator.

One more advantage of adding the Zener diodes is that the limiting may be much sharper for V_0^1 than for V_0 and disadvantage is poor transient response of the avalanche diode.

Square wave generation from sinusoid

The comparator performs highly non-linear wave shaping because the output bears no resemblance to the input wave form.



A zero crossing detector converts the sinusoid input (V_i) into a square wave, (V_0)

The pulse wave forms V' and V_L result from V_0 being fed into a short time-constant RC Circuit in cascade with a diode clipper.



Here a sinusoid has been converted into either a square wave or a pulse train.

Spurious positive and negative voltage spikes called noise super imposed on the input signal in the neighbour hood of the amplitude (V_R) may cause the output to chatter (change from one binary voltage to another) several times before settling down to the correct level. This difficulty can be avoided if positive feedback or regeneration is added to a comparator.

Regenerative Comparator (Schmitt Trigger)



Schmitt trigger

$$V_{o} = V_{z} + V_{D}$$

assume $v_2 < v_1$, so that $V_o = + V_o$, and the voltage at the non inverting terminal (v_1) is

$$V_1 = V_A + \frac{R_2}{R_1 + R_2} (V_o - V_A)$$

If v_2 is now increased, the V_o remains constant at V_o , and $v_1 = V_1$ = constant until $v_2 = V_1$, at this threshold critical, or triggering voltage the output regeneratively switches to $v_o = -V_0$, and remains at this value as long as $v_2 > V_1$.

The voltage at the non inverting terminal (v_1) for



If we decrease v_2 , the output remains at $-V_0$, until v_2 equals the voltage at positive terminal, or until $v_2 = V_2$. At this stage, regenerative transition takes place and the output returns to $+V_0$ almost instantly. One of the most important uses made of the Schmitt trigger is to convert a slowly varying input voltage into an output wave from displaying an abrut, almost discontinuous change.

Note: $V_2 < V_1$, and the difference between these two values is called hysteresis

$$V_{H} = V_{1} - V_{2} = \frac{2R_{2}V_{0}}{R_{1} + R_{2}}$$

UTP: (V_1) Output changes form $+V_{sat}$ to $-V_{sat}$ LTP: (V_2) Output changes form $-V_{sat}$ to $+V_{sat}$ **Example 20:** Find UTP, LTP and Hysteresis width for the following circuit assuming diodes are ideal.



Solution:

UTP: $V_0 = + V_{sat}$; Upper diode is 'ON'.

$$V_{\rm UTP} = +V_{\rm sat} \cdot \frac{R_L}{R_1 + R_L}$$

 $V_{\rm UTP} = \frac{12(120 \text{ K})}{(360 \text{ K})} = +4 \text{ V}$

LTP: $V_0 = -V_{\text{sat}}$; Lower diode is 'ON'

$$V_{\rm LTP} = \frac{V_{\rm sat} * R_L}{R_L + R_2}$$
$$V_{\rm LTP} = \frac{-12(120 \text{ K})}{(420 \text{ K})} = -3.4 \text{ V}$$

Hysteresis width = $V_{\rm UTP} - V_{\rm LTP} = 7.4 \text{ V}$

Emitter coupled schmitt trigger



The basic Emitter coupled pair can be converted into a regenerative comparator. The resistances R_1 and R_2 are unequal $(R_1 > R_2)$ and hence Q_1 and Q_2 have different currents when saturated. This difference results in the hysteresis as different input voltages are required to saturate and cutoff Q_1 and Q_2 .

Square Wave Generator (Astable Multivibrator)



The inverting Schmitt trigger can be used to obtain a free running square wave generator by connecting an *RC* network between output and the inverting input.

$$V_{i} = v_{c} - \beta v_{0} = v_{c} - \frac{R_{2}}{R_{1} + R_{2}} v_{0}$$
$$T = 2RC\ell_{n} \left(1 + \frac{2R_{1}}{R_{2}}\right), f_{0} = \frac{1}{2RC} \text{ for } R_{2} = 1.16R_{1}$$

Triangle Wave Generator





Output wave form, $T_1 = T_2$ if $V_s = 0$,

$$\begin{split} V_{\max} &= V_R \left(\frac{R_1 + R_2}{R_1} \right) + V_0 \, \frac{R_2}{R_1} \\ V_{\min} &= V_R \left(\frac{R_1 + R_2}{R_1} \right) - V_0 \, \frac{R_2}{R_1} \end{split}$$

Peak to peak swing

$$V_{\text{max}} - V_{\text{min}} = 2V_0 \frac{R_2}{R_1}$$
$$T = \frac{4R_2RC}{R_1}, f = \frac{1}{7}$$

The frequency is independent of v_0 . The maximum frequency is limited by either the slew rate of the integrator or its maximum output current, which determines the charging rate of C.

If unequal sweep intervals $T_1 \neq T_2$ is required apply $V_s \neq 0$ for integrator.

Then
$$\frac{T_1}{T_2} = \frac{V_0 - V_s}{V_0 + V_s}$$
 duty cycle $\frac{T_1}{T_0} = \delta = \frac{1}{2} \left(1 - \frac{V_s}{V_0} \right)$

Sample and Hold Circuit

The sample and hold circuit as it name implies, samples an input signal and holds on to its last sampled value until the input is sample again.



The Analog signal V_{in} to be sampled is applied to the drain, and sample and hold central voltage (V_s) is applied to the gate of E-MOSFET.

During positive portion of V_s , the MOSFET conducts and acts as a closed switch. This allows the input voltage to charge capacitor C, i.e., input voltage appears across C and in turn at the output.

When V_s is zero, the E-MOSFET is off (non-conductive) and acts as an open switch, the only discharge path for *C* is through op-amp. However the input resistance of op-amp is very high, so voltage across *C* is retained.



Figure 12 Input and output waveforms

To obtain close approximation of the input wave form, the frequency of the sample and hold control voltage must be significantly higher than that of the input. The sample and hold circuit is commonly used in digital interfacing and communications.

Monostable Multivibrator

Monostable multivibrator has one stable state and other is quasi-stable state. The circuit is useful for generating single output pulse of adjustable time duration, in response to a triggering signal.





 V_D – diode forward voltage

$$T = RC \ell n \frac{(1 + V_D / V_{sat})}{1 - \beta}$$
$$\beta = \frac{R_2}{R_1 + R_2}$$

if $V_{\text{sat}} >> V_D$, $R_1 = R_2$ So that $\beta = 0.5$, then T = 0.69 RC.

Let us assume that in the stable state, the output is at $+V_{sat}$. The diode D_1 conducts and V_c the voltage across capacitor gets clamped to 0.7 V.

The voltage at (+) input terminal through R_1 , R_2 potentiometer divider is $+\beta V_{sat}$. Now if a negative trigger of magnitude V_1 is applied to the (+) terminal. So that the effective signal at this terminal is less than 0.7 V. i.e., ([$\beta V_{sat} + (-V_1) < 0.7$ V). The output of op-amp will switch from $+V_{sat}$ to $-V_{sat}$ through the resistance R. The voltage at the (+) input terminal is now $-\beta V_{sat}$, when capacitor C voltage becomes just slightly more negative than this voltage. The output of op-amp switches back to $+V_{sat}$. The capacitor C now starts charging to $+V_{sat}$ through R until V_c clamped to 0.7 V.

Example 21:



The op-amp has a slew rate of $1 \text{ V/}\mu$ second. The unity gain frequency is 1 MHz and the output saturation levels are of $\pm 14 \text{ V}$. What is the maximum output frequency at which undistorted output can be obtained?

(A)	15.4 kHz	(B)	13.8 kHz
(C)	12.39 kHz	(D)	11.36 kHz

Solution: (D)

Slew rate =
$$\frac{dV}{dt}\Big|_{\text{max}} = \omega V_m$$

 $2\pi f_{max}V_m =$ Slew rate

$$f_{\rm max} = \frac{\text{slew rate}}{2\pi V_m}$$

Here slew rate = 1 V/µs

$$V_m = 14$$
 V
 $f_{max} = \frac{1/10^{-6}}{2\pi \times 14} = 11.36$ kHz

Example 22: The values of R_{j} , R_{1} for a non inverting amplifier to provide maximum low frequency gain for a bandwidth of 100 kHz are

- (A) $9 k\Omega$, $1 k\Omega$
- (B) 19 kΩ, 1 kΩ
- (C) 29 kΩ, 1 kΩ
- (D) Cannot be determined

Solution: (A)

For 1 MHz bandwidth, gain = 1 (unity)

For 0.1 MHz, gain
$$= \frac{1}{0.1} = 10$$

Closed loop gain $= 10 = 1 + \frac{R_f}{R_1}$
 $\Rightarrow R_1 = 1 \text{ k}\Omega, R_f = 9 \text{ k}\Omega.$

Example 23: The maximum peak to peak amplitude of the input signal of frequency 100 kHz for undistorted output?

(A) 15.9 V	(B) 3.18 V
(C) 2.12 V	(D) Not possible

Solution: (B) Slew rate = $2\pi f_{max} \cdot V_m$

Peak amplitude of input $= \frac{\text{Slew rate}}{2\pi f_{\text{max}}}$

$$=\frac{1/10^{-6}}{2\pi\times100\times10^3}=1.59$$
 V

Peak to peak $(P-P) = 2 \times 1.59 \text{ V} = 3.18 \text{ V}$

Example 24: The switch S in the circuit was initially closed and opened at time t = 0, you may neglect the zener diode forward voltage drops. What is the behaviour of V_{out} for t > 0?



- (A) It makes a transition from -10 V to +10 V at t = 12.98 μ S.
- (B) It makes a transition from -5 V to +5 V at $t = 2.57 \mu$ S.

(C) It makes a transition from + 5 V to -5 V at t = 2.57 µS.

(D) It makes a transition from +10 V to -10 V at t = 12.95 μ S.

Solution: (C)

It is a limiter circuit.

It makes a transition from +5 V to -5 V

$$20(1 - e^{-t/R_c}) = 5 \times \frac{100}{110}$$

= Voltage Across 100 k Ω

 $RC = 0.01 \times 10^{-6} \times 10^{3}$ $t = 2.57 \ \mu\text{S}$

Example 25: In the circuit shown, the output voltage is



(A) – 9 V	(B) -10 V
(C) + 10 V	(D) + 9 V

Solution: (B)

We can observe the current source 100 mA, in parallel with resistance 1 $k\Omega$ as



So
$$V_0 = \frac{-100}{1000} \times 100 = -10$$
 V

Example 26: In the active filter circuit, if Q = 1, a pair of poles will be realized with ω_{a} , equal to





(B) 100 rad/s(D) 1 rad/s

Solution: (A)

$$\frac{V_o(s)}{V_i} = \frac{\frac{s}{R_2C_1}}{s^2 + \frac{C_1 + C_2}{R_1C_1C_2}s + \frac{1}{R_1R_2C_1C_2}}$$
$$A_v(s) = \frac{(\omega_o/Q)A_os}{s^2 + \left(\frac{\omega_o}{Q}\right)s + {\omega_o}^2}$$

By comparing, we have $\frac{\omega_o}{Q} = \frac{C_1 + C_2}{R_1 C_1 C_2}$

$$\omega_o = Q\left(\frac{C_1 + C_2}{R_1 C_1 C_2}\right) = 1 \times \frac{(1+1) \times 10^{-9}}{200 \times 10^3 \times 10^{-18}}$$

= 1000 rad/s.

Example 27: For the circuit with an ideal op-amp, the maximum phase shift of the output V_{out} with reference to input V_{in} is



(A) −90°
(C) +90°
(C) +90°

Solution: (D)

$$V_{+} = \frac{V_{\rm in}}{1 + j\omega RC}$$

(D) ±180°

$$V_{-} = V_{+} \text{ (as its ideal op-amp)}$$

$$\frac{V_{\text{in}} - V_{-}}{R_{1}} = \frac{V_{-} - V_{o}}{R_{1}}$$

$$V_{o} = 2 V_{-} - V_{\text{in}} = 2 V_{+} - V_{\text{in}} = \left[\frac{2}{1 + j\omega RC} - 1\right] V_{\text{in}} = \frac{1 - j\omega RC}{1 + j\omega RC} \cdot V_{\text{in}}$$

 $\angle (V_o/V_i) = -2 \tan^{-1}\omega RC$ for $-90^\circ \le 0 \le +90^\circ$, phase shift $\angle (V_o/V_i) = \pm 180^\circ$

Power Supplies

The function of voltage regulator is to provide, astable DC voltage for powering other electronic circuits.



Figure 13 A regulated power supply

3.238 Analog and Digital Electronics

The circuit consists of four parts

- 1. Reference voltage Circuit
- 2. Error amplifier
- 3. Series pass transistor(Q_1)
- 4. Feedback network.

The power transistor Q_1 is in series with the unregulated DC voltage V_{in} and regulated output V_0 . So it absorbs the difference between these two voltages, for fluctuations in voltages. Q_1 , is connected as emitter follower and it provides sufficient current gain to drive load. The output voltage is sampled by $R_1 - R_2$ divider and feedback to the (-) input terminal, of the error-amplifier, the sampled voltage is compared with the reference voltage V_{ref} (obtained by a zener diode). The output of error amplifier drives the Q_1 transistor.

$$\beta = \frac{R_2}{R_1 + R_2}$$

This in turn, reduces the output voltage V_o , of the diff amp $(v_0^1 = \beta v_0)$, so V_0 follows v_o^1 , so V_o also reduces. Hence, increase in V_0 is nullified, and reduction in output voltage also regulated.

IC Voltage Regulators

78XX series are three terminal, positive fixed voltage regulator available in 05, 06, 08, 12, 15, 18 and 24V.

The last (XX) two numbers indicate output voltages.



The three terminal regulators have the following limitations:

- 1. No short circuit protection
- 2. Output voltage (positive or negative) is fixed

These limitations have been overcome in 723 general purpose regulator.

Advantages: Adjustable to wide range of both + ve and -ve voltages, it can be boosted to provide 5A or more current

Limitations:

- No built in thermal protection
- No short circuit current limits.



Example 28: An op-amp circuit is shown in the figure, the current '*I*' is



Solution: (C)

The current through emitter $I_E = \frac{(12-2) \text{ V}}{1 \text{ k}\Omega} = 10 \text{ mA}$ The current through collector $= I_C \approx I_E \approx 10 \text{ mA}$

Example 29: A regulated power supply, shown in the figure below, has an unregulated input (UR) of 15 V, and generates a regulated output V_{out} . Use the component values shown, the power dissipation across the transistor Q_1 in the figure is



Solution: (C)

The zener is in break down region

$$V_{+} = V_{Z} = + 6 \text{ V} = V_{\text{in}}$$
$$V_{o} = V_{\text{in}} \left(1 + \frac{RF}{R_{\text{i}}} \right)$$
$$V_{\text{out}} = V_{o} = 6 \left(1 + \frac{12 \text{ k}}{24 \text{ k}} \right) = 9 \text{ V}.$$

The current in 10 Ω resistor is very high when compared with current in 12 k Ω + 24 k Ω resistor, so it is negligible

$$I_C \approx I_E \approx \frac{V_{out}}{R_L} = \frac{9}{10} = 0.9 \text{A}$$
$$V_{CE} = 15 - 9 = 6 \text{ V}$$
The power dissipated in transistor is P
$$= V_{CE} \times I_C = 6 \times 0.9 = 5.4 \text{ W}$$

Example 30: The Schmitt trigger circuit is shown in the circuit, if $\pm V_{sat} = \pm 10$ V, the tripping point for the increasing input voltage will be?



(A) 1 V	(B) 0 · 893 V
(C) $0 \cdot 477 \mathrm{V}$	(D) $0 \cdot 416 V$

Solution: (B)

Tripping point
$$= \frac{R_1}{R_1 + R_2} \cdot V_R + \frac{R_2}{R_1 + R_2} \cdot V_0$$

 $= \frac{1}{48} \times 10.7 + \frac{47}{48} \times 0.7 = 0.893 \text{ V}$

Example 31: The pole frequency and *Q* of the filter shown in figure is



Solution: (A)

$$A_{v} = \frac{5}{15} + 1 = 1.33$$

$$Q = \frac{1}{3 - A_v} = \frac{1}{3 - 1.33} = 0.6$$
 (Same for LPF and HPF)

 $f_P = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} = \frac{1}{2\pi RC} = 10.3 \text{ KHz}$ for Butterworth

filter. Pole frequency is same as cutoff.

EXERCISES

Practice Problems I

Directions for questions 1 to 41: Select the correct alternative from the given choices.

1. Calculate the output V_0 of the figure given





- 2. An op-amp integrator with $R = 10 M\Omega$ and C = 0.1 μ F is shown below. An input of 4sin100*t* V is applied. Calculate the time in which output V_{a} reach 20 mV.

(B) $3 \sin \omega V$

(D) $-10 \sin\omega t V$



(B) 10.47 sec (A) 1.047 sec (C) 10.47µsec (D) 10.47msec 3. What is the output V_a in the given figure?





4. What is the output V_a of the given figure?



3.240 Analog and Digital Electronics

5. What is the current in R_2 , given that $R_1 = 1 \text{ k}\Omega$, $R_2 = 2 \text{ k}\Omega$ and $e_1 = 1 \text{ volt}$?



8. What is the output wave form for the input sinusoidal for the circuit given assuming the forward voltage drop of diode is 0.7 V?

(D) 0 V

(C) 6 V



9. A Wien bridge oscillator is shown below with $R = 2 \text{ k}\Omega$, $C = 0.16 \text{ }\mu\text{F}.$



- If $R_1 = 0.5 \text{ k}\Omega$, the value of R_2 to sustained oscillations is
- - (C) 5 KHz (D) 500 Hz
- 11. The CMRR of the given figure is



12. Given op-amp is ideal $R = \sqrt{\frac{L}{C}}$. What is the phase angle between V_o and V_i at $\omega = \frac{1}{\sqrt{LC}}$?



(A)	180°	(B)	270°
(C)	0°	(D)	90°

13. The op-amp shown is ideal. The V–I characteristic of diode is given by

$$I = I_o \left[e^{\frac{V_d}{\eta V_T}} - 1 \right]$$
where

 $V_T = 26 \text{ mV}, I_o = 10 \text{ }\mu\text{A} \text{ and } V_d = \text{Voltage across diode.}$ The output V_o for $V_i = -2 \text{ V is }$ _____



 $\begin{array}{cccc} (A) & 0.122 & V & (B) & 0.6 & V \\ (C) & 1.2 & V & (D) & None \end{array}$

14. What is the output V_{a} in the given figure?



- 15. An op-amp has open loop gain 'A' of 2×10^3 , the input impedance $Z_i = 100 \text{ k}\Omega$ and output impedance $Z_o = 2 \text{ k}\Omega$. The op-amp is used in non-inverting mode with closed loop gain 100. The effective input and output impedances are
 - (A) $Z_{if} = 2.1 \text{ M}\Omega \text{ and } Z_{of} = 42 \text{ k}\Omega$ (B) $Z_{if} = 4.8 \text{ k}\Omega \text{ and } Z_{of} = 95 \Omega$ (C) $Z_{if} = 2.1 \text{ M}\Omega \text{ and } Z_{of} = 95 \Omega$ (D) $Z_{if} = 4.8 \text{ k}\Omega \text{ and } Z_{of} = 42 \text{ k}\Omega$
- 16. A differential amplifier has a typical common mode gain 30 db and CMRR of 70 dB. What is the output voltage V when input voltages are 0.14 mV and 0.16 mV

0	1	0	
(A)	2.047 V		(B) 1.99 V
(C)	$4.74\mathrm{V}$		(D) 4.4 V

17. An op-amp voltage regulator is given below



The regulated output V_{a} is

(A)	10 V	(B)	20 V
(C)	9 V	(D)	18 V

18. The power dissipation by transistor is

(A) 1.08 W	(B) 2.16 W
(11) 1100 11	(2) =

(\mathbf{C})	4 W	(D)	3.2 W
(\mathbf{v})		(D)	5.2 11

19. For a non-inverting amplifier $R_1 = 20 \text{ k}\Omega$, $R_f = 100 \text{ k}\Omega$, is used. A peak to peak voltage of 2 V is applied at input.

Given slew rate = $0.5 \text{ V}/\mu s$, what is maximum operating frequency

(A)	6.66 kHz	(B) 13.33 kHz
(C)	16 kHz	(D) 8 kHz

20. An op-amp circuit given below



The feedback implemented is

- (A) voltage series
- (B) voltage shunt
- (C) current series
- (D) current shunt
- **21.** Feedback ratio β is

(B)	5.2%
	(B)

- (C) 5% (D) 4.7%
- **22.** Given that diodes and op-amp are ideal, calculate UTP and LTP.



(A)
$$V_{\rm IITP} = 8 \, {\rm V} \, V_{\rm ITP} = -8 \, {\rm V}$$

(B)
$$V_{\rm UTP} = 9.6 \text{ V}$$
 $V_{\rm LTP} = -9.6 \text{ V}$

(C)
$$V_{\text{LTP}} = 4 \text{ V} \quad V_{\text{LTP}} = -2.4 \text{ V}$$

(D) $V_{\text{IITP}} = -4 \text{ V} \quad V_{\text{ITP}} = 2.4 \text{ V}$

23. An op-amp has unity gain frequency of 400 MHz with band width of 60 kHz. Calculate gain in dB

(A)	56.5 dB	(B)	20 dB
$\langle \rangle$	= < 10 ID	(T)	

(C) 76.48 dB	(D) None
--------------	----------

Common Data for Questions 24 and 25: A square wave generator (astable) using op-amp is shown below.



3.242 Analog and Digital Electronics

24. The frequency of the square wave output is (A) 500 Hz (B) 2.5 kHz

(n)	500 HZ	(D)	2.5 KI
(C)	1 kHz	(D)) None

- **25.** The feedback ratio β of the circuit is
 - (A) 0.463 (B) 1
 - (C) 0.72 (D) 0.537
- **26.** Calculate the output V_o of the given figure. Given V_T = 25 mV



27. A comparator is shown below. A sinusoidal input of peak value 6 V is applied. The length (in degrees) for which the output high is



- (A) 180°
 (B) 60°
 (C) 120°
 (D) 150°
- **28.** Calculate the output voltage of the figure given below if the digital input 0101 =



Digital input is 0 V (or) +5 V for 0 or 1 respectively (A) -7.81 V (B) -4.87 V (C) -5.87 V (D) -3.87 V

29. Consider the op-amp and diode are ideal



What is the output V_o when switch 'S' is open(A) 0.7 V(B) $+V_{cc}$ (C) 0 V(D) $-V_{EE}$

- **30.** What is the output V_o when switch S is closed (A) -60 V (B) 0 V(C) -6 V (D) $-V_{FF}$
- **31.** In an inverting op-amp, the input bias current is $-2\mu A$. The input and feedback resistance are both 50 k Ω . Calculate the output voltage for input voltage of 1.5 V. (A) -1.6 V (B) -2 V (C) -1.5 V (D) -3 V
- **32.** Assume that $V_i = 3$ V, $R = 20 \Omega$, β of a transistor is 80, $V_{CC} = 12$ V. Calculate I_a



(A) 3.8 mA	(B) 1.8 mA
(C) 0.15 A	(D) 4 mA

33. The feedback network of Hartley oscillator have $L_1 = 10 \text{ mH}$, $L_2 = 5 \text{ mH}$ and C = 100 PF. The mutual inductance between L_1 and L_2 is 2.5 mH. The frequency of oscillation is _____. (A) 0.13 MHz (B) 11.3 kHz (C) 0.113 MHz (D) None

Common Data for Questions 34 and 35: The feedback network used in Colpitts oscillator is given below.



34. The value of C_2 to have frequency of oscillation 1 MHz is .

(A)	0.8 pF	(B)	4 pF
(C)	1.8 pF	(D)	2.2 pF

- **35.** Feedback ratio β is _____. (A) 0.45 (B) 0.2 (C) 0.9 (D) None
- **36.** The RC network of Wien bridge oscillator has $R_1 = R_2$ = 80 k Ω , let us assume $C_1 = C_2 = C$ then what is the value of *C* required for the frequency of oscillation 5 kHz?
 - (A) 200 pF (B) 400 pF
 - (C) 50 pF (D) 1 pF
- **37.** The current mirror in the figure is designed to provide $I_c = 0.5 \text{ mA}, V_{cc} = 10 \text{ V}, \beta = 100, V_{BE} = 0.7 \text{ V}.$ The value of *R* is



38. If V_{BE} changes by $\frac{-2.2 \text{ mV}}{^{\circ}\text{C}}$ what is the permissible

temperature range if I_{C1} is to remain within 1% of its normal design value of the above problem?

(A)	21°C	(B) 42°C
(C)	93°C	(D) 12°C

39. Match List I and List II

LIST I	LIST II
P. Wien bridge oscillator	1. Low output Impedance
Q. Voltage shunt feedback Amplifier	2. RF frequency range
R. Crystal Oscillator	3. Audio Frequency range
S. Current Shunt feedback Amplifier	4. High Input Impedance
	5. High Output Impedance

Chapter 7 Operational Amplifiers | 3.243

	Р	Q	R	S
(A)	2	1	3	5
(B)	5	4	2	1
(C)	3	4	2	1
(D)	3	1	2	5

- **40.** The slew rate of an op-amp is 0.5 V/micro seconds. The maximum frequency of a sinusoidal input of $2\text{V}_{(\text{rms})}$ that can be handled without excessive distortion is
 - (A) 3 kHz
 - (B) 30 kHz
 - (C) 200 kHz
 - (D) 2 MHz
- **41.** In the active filter circuit, if Q = 2, a pair of poles will be realized with ω_{a} , equal to
 - (A) 2000 rad/s
 - (B) 200 rad/s
 - (C) 20 rad/s
 - (D) 2 rad/s



Practice Problems 2

Directions for questions 1 to 39: Select the correct alternative from the given choices.

- 1. An op-amp has an open loop gain 60 dB and common mode gain is 1.2. Calculate CMRR in dB
 - (A) 50 dB (B) 58.42 dB (C) 72 dB (D) 58.8 dB
- **2.** What is the output V_{o} of the given figure?





3. What is the output V_o of the given figure?





4. What is the current I_{y} of the given figure?



(A)	3 mA	(B) 2 mA
(C)	1.5 mA	(D) 0

3.244 Analog and Digital Electronics

5. What is the value of R as if the magnitude of gains in inverting and non-inverting modes is equal. $(R_1 = R_2)$



(C) $1 k\Omega$ (D) $8 k\Omega$

6. What is the cutoff frequency of the given figure.

 $C_1 = c_2 = 0.08 \ \mu F$

 $R_1^{1} = 7.07 \text{ k}\Omega$ $R_2 = 14.14 \text{ k}\Omega$



- (A) 2 kHz (B) 20 kH (C) 0.2 kHz (D) None
- 7. In the circuit given below, I_i/I_i is



8. What is the ratio of gain of the circuit given below when switch open to switch close condition



9. Calculate the output V_0 of the figure given below.



Where $V_i = 10\cos 100t$ Volt	
(A) $0.04\cos 100t \mathrm{mV}$	(B) 0.2sin100t V
(C) $-4\cos 100t \mathrm{mV}$	(D) -4 sin100t V

Common Data for Questions 10 to 12: A differential amplifier is given below that has following specifications:

 $r_{\pi} = 2 \text{ M}\Omega, \beta = 4 \times 10^3$



10. The differential mode gain is

			0	
	(A)	100	(B)	80
	(C)	90	(D)	None
11.	Con	nmon mode gain i	is	
	(A)	0.125	(B)	0.05
	(C)	1	(D)	0
12.	СМ	RR in dB is		
	(A)	64.08 dB	(B)	21.8 dB
	(C)	41.3 dB	(D)	None

13. What is the output V_{a} of the figure given below?



(A)	11 V	(B)	33 V
(C)	22 V	(D)	5.5 V

14. The CMRR of a differential amplifier is 60 dB. If the differential mode gain is 1400, what is the common mode gain A_c ?

(A)	1.4	-	(B) 2.1
$\langle \rangle$			

- (C) 0.8 (D) None
- **15.** An op-amp shown below give output is *x* when the switch *S* is open. What is the output when switch *S* is closed?





16. Calculate the power rating of R_1 if the maximum input voltage is 15 V.



(A)	4.5 W	(B) 3.1 W
(C)	2.7 W	(D) None

17. The change in the op-amp input offset voltage V_{io} caused by variation in supply voltage is 60 μ v. Calculate the change in supply voltage. Given SVRR = 104 dB (A) 0 V (B) 9.5 V

(11)	0 1	(D) (D)
(C)	2 V	(D) None

- 18. For non-inverting amplifier how much is the feedback resistance required to produce an output of 10 V for input of 1.5 V, given that input resistance is 2.5 kΩ?(A) 2.26 kΩ
 - (B) $0.37 \text{ k}\Omega$
 - (C) 14.2 k Ω
 - (D) 0.37 km
- 19. An amplifier using op-amp with a slew rate $0.5 \text{ V}/\mu\text{sec}$ has a gain 20 dB. If this amplifier has to faithfully amplify sinusoidal signals from DC to 30 kHz without any distortion, what is the limit of the input signal level?

(A)	266 mV	(B) 2.6 V
(C)	26.6 mV	(D) None

20. Recognize the type of filter shown below



- (A) Low pass filter (B) High pass filter
- (C) Band pass filter (D) None
- **21.** If $R_1 = 10 \text{ k}\Omega$, $R_2 = 1 \text{ k}\Omega$ and $C = 0.01 \mu\text{f}$, the cutoff frequency f_o is_____
 - (A) 1.6 kHz (B) 1.45 kHz (C) 160 Hz (D) None
- **22.** Calculate R_{y} of the figure given below



23. Calculate V_a of the given circuit.





24. What is the value of $R_{\rm x}$ to get $V_{\rm a} = -4.5$ V?



(A)	$2 k\Omega$	(B) $1 k\Omega$
(C)	1.5 kΩ	(D) 4 kΩ

3.246 Analog and Digital Electronics

25. What is the output V_0 of the given figure?



26. What is the very low frequency gain of low pass filter



27. An op-amp based non-inverting amplifier has a gain of 20 and bandwidth of 200 kHz. If the gain of the amplifier is reduced to unity, the band width will changes to

(A)	200 kHz	(B)	4 MHz
(C)	1 MHz	(D) 10 MHz

28. In the op-amp circuit shown, the voltage ratio V_i/V_i is



29. An op-amp has offset voltage of 1.2 mV and is ideal in all other respects. If this op-amp is used in the circuit shown in the figure what is the output voltage



(C) 0.6 V (D) 0 V **30.** In the figure given, calculate I_{y} from the source



- (A) 31.4 mA lead by 90° (B) 31.4 mA lag by 90°
- (C) 62.8 mA lead by 90° (D) 62.8 mA lag by 90°
- 31. The feedback network of Hartley oscillator is shown below. The minimum gain of a transistor required for oscillation is



32. The resonant circuit oscillator has a frequency of 5 MHz. If the capacitance is increased by 50%, the new frequency of oscillation is _____

(A)	5 MHz	(B)	10 MHz
(C)	2.5 MHz	(D)	4.08 MHz

33. For low collector current $I_{C_1} = 50 \ \mu\text{A}$, this circuit is used. Determine the value of R_{E} , given $I_{C_2} = 0.5$ mA, $\beta = 100, V_T = 25 \text{ mV}.$



(A) 1.139 kΩ

(C) 50

- (B) 4.34 kΩ
- (C) 7.57 kΩ
- (D) Its not possible to calculate
- 34. An amplifier of gain A is bridged by a capacitor C as shown. The effective input capacitance is



(A)
$$\frac{C}{A}$$
 (B) $C(1-A)$
(C) $C(1+A)$ (D) CA

35. What is the output voltage V_{a} of the given circuit?



- **36.** Consider the following statements for the circuit shown in figure?



(1) For
$$R = 1 \text{ k}\Omega$$
, $C = \left(\frac{1}{2\pi}\right)\mu\text{F}$, $f = 1 \text{ kHz}$
(2) for $R = 3 \text{ k}\Omega$, $C = \left(\frac{1}{18\pi}\right)\mu\text{F}$, $f = 3 \text{ kHz}$

Which of the statements given are true?

(A) (1) only (B) (2) only

(C) both (D) Neither

37. For the given sinusoidal input voltage, the voltage waveform at point P of the clamper circuit shown in figure is.





38. A general filter circuit is shown in the figure if $R_1 = R_2 = R_4$, and $R_3 = R_4 = R_B$ then the circuit acts as



(A) All pass filter(B)(C) High pass filter(D)

(B) Band pass filter(D) Low pass filter

39. The output of the above filter is given to input of the circuit shown in this figure.



3.248 Analog and Digital Electronics

The gain V_s frequency characteristic of the output V_o will be





Previous Years' QUESTIONS

 A relaxation oscillator is made using op-amp as shown in figure. The supply voltages of the op-amp are ±12 V. The voltage waveform at point *P* will be [2006]



2. The switch S in the circuit of the figure is initially closed. It is opened at time t = 0. [2007]



You may neglect the Zener diode forward voltage drops. What is the behaviour of V_{OUT} for t > 0?

- (A) It makes a transition from -5V to +5V at $t = 12.98 \,\mu s$
- (B) It makes a transition from -5V to +5V at t = 2.57 µs
- (C) It makes a transition from -5V to +5V at $t = 12.98 \,\mu s$
- (D) It makes a transition from + 5V to -5V at t = 2.57µs
- **3.** The block diagrams of two types of half wave rectifiers are shown in the figure. The transfer characteristics of the rectifiers are also shown within the block.



It is desired to make full-wave rectifier using above two half-wave rectifiers. The resultant circuit will be [2008]



4. A waveform generator circuit using op-amps is shown in the figure. It produces a triangular wave at point 'P' with a peak to peak voltage of 5 V for $V_i = 0$ V. [2008]



If the voltage v is made +2.5 V, the voltage waveform at point 'P' will become



Common Data for Questions 5 and 6: A general filter circuit is shown in the figure



- **5.** If $R_1 = R_2 = R_A$ and $R_3 = R_4 = R_s$, the circuit acts as a [2008]
 - (A) all pass filter (B) band pass filter
 - (C) high pass filter (D) low pass filter
- 6. The output of the filter in question 12 is given to the circuit shown in figure [2008]



The given vs. frequency characteristic of the output (V_0) will be



7. The nature of feedback in the op-amp circuit shown is [2009]



3.250 | Analog and Digital Electronics

- (A) Current–Current feedback
- (B) Voltage–Voltage feedback
- (C) Current–Voltage feedback
- (D) Voltage–Current feedback
- 8. The following circuit has $R = 10 \text{ k}\Omega$, $C = 10 \text{ }\mu\text{F}$. The input voltage is a sinusoid at 50 Hz with an rms value of 10 V. Under ideal conditions, the current i_s from the source is [2009]



- (A) 10π mA leading by 90°
- (B) 20π mA leading by 90°
- (C) 10 mA leading by 90°
- (D) 10π mA lagging by 90°
- An ideal op-amp circuit and its input waveform are shown in the figures. The output waveform of this circuit will be [2009]



t

-3



10. Given that the op-amp is ideal, the output voltage V_0 is [2010]



11. For the circuit shown below.[2011]









- A dual trace oscilloscope is set to operate in the alternate mode. The control input of the multiplexer used in the y-circuit is fed with a signal having a frequency equal to: [2011]
 - (A) the highest frequency that the multiplexer can operate properly.
 - (B) twice the frequency of the time base (sweep) oscillator.
 - (C) the frequency of the time base (sweep) oscillator.
 - (D) half the frequency of the time base (sweep) oscillator.
- A low-pass filter with a cutoff frequency of 30 Hz is cascaded with a high-pass filter with a cutoff frequency of 20 Hz. The resultant system of filters will function as. [2011]
 - (A) an all-pass filter
 - (B) an all-stop filter
 - (C) a band-stop (band-reject) filter
 - (D) a band-pass filter

14. The circuit shown is a



[2012]

(A) low pass filter with
$$f_{3dB} = \frac{1}{(R_1 + R_2)C}$$
 rad/s

(B) high pass filter with
$$f_{3dB} = \frac{1}{R_1C}$$
 rad/s

(C) low pass filter with $f_{3dB} = \frac{1}{R_1C}$ rad/s

(D) high pass filter with
$$f_{3dB} = \frac{1}{(R_1 + R_2)C}$$
 rad/s

15. In the circuit shown below, what is the output voltage (V_{out}) in V if a silicon transistor Q and an ideal op-amp are used? [2013]



16. In the circuit shown below the op-amps are ideal. Then V_{out} in V is [2013]



(A) 4	(B)	6
(C) 8	(D)	10

 In the Wien bridge oscillator circuit shown in figure, the bridge is balanced when [2013]



(A)
$$\frac{R_3}{R_4} = \frac{R_1}{R_2}, \ \omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}}$$

(B)
$$\frac{R_2}{R_1} = \frac{C_2}{C_1}, \omega = \frac{1}{R_1 C_1 R_2 C_2}$$

3.252 Analog and Digital Electronics

(C)
$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}, \ \omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}}$$

(D) $\frac{R_3}{R_4} + \frac{R_1}{R_2} = \frac{C_2}{C_1}, \ \omega = \frac{1}{R_1 C_1 R_2 C_2}$

18. Given that the op-amps in the figure are ideal, the output voltage V_a is [2014]



19. In the figure shown, assume the op-amp to be ideal. Which of the alternatives gives the correct Bode plots

for the transfer function $\frac{V_o(\omega)}{V_t(\omega)}$? [2014]





ώ



20. An oscillator circuit using ideal op-amp and diodes is shown in the figure. [2014]



The time duration for +ve part of the cycle is Δt_1 and for -ve part is Δt_2 . The value of $e^{\frac{\Delta t_1 - \Delta t_2}{RC}}$ will be

An operational-amplifier circuit is shown in the figure. [2014]



The output of the circuit for a given input v_1 is

(A)
$$-\left(\frac{R_2}{R_1}\right)v_i$$
 (B) $-\left(1+\frac{R_2}{R_1}\right)v_i$
(C) $\left(1+\frac{R_2}{R_1}\right)v_i$ (D) $+V_{\text{sat}}$ or $-V_{\text{sat}}$

- 22. The transfer characteristic of the op-amp circuit shown in figure is [2014] R MV 2+VR $\dot{\varphi} + V_{sat}$ R -~~ Ŵ Vo -V_{sat} 1 Vsat *₹R* (A) V_o V_{I} (B) V_o V_{I} (C) Vo V (D) V_o
- **23.** A hysteresis type TTL inverter is used to realize an oscillator in the circuit shown in the figure. **[2014]**



If the lower and upper trigger level voltages are 0.9 V and 1.7 V, the period (in ms), for which output is low, is _____.

[2007]

24. The circuit shown in the figure is



(A) a voltage source with voltage
$$\frac{rV}{R_1 \parallel R_2}$$

- (B) a voltage source with voltage $\frac{r \parallel R_2}{R_1} V$
- (C) a current source with current $\frac{r \parallel R_2}{R_1 + R_2} \cdot \frac{V}{r}$
- (D) a current source with current $\frac{R_2}{R_1 + R_2} \cdot \frac{V}{r}$
- **25.** Consider the circuit shown in the figure. In this circuit $R = 1 \ k \ \Omega$, and $C = 1 \ \mu$ F. The input voltage is sinusoidal with a frequency of 50 Hz, represented as a phasor with magnitude V_i and phase angle 0 radian as shown in the figure. The output voltage is represented as a phasor with magnitude V_o and phase angle δ radian. What is the value of the output phase angle δ (in radian) relative to the phase angle of the input voltage? [2015]



26. The op-amp shown in the figure has finite gain A = 1000 and an infinite input resistance. A step-voltage $V_i = 1$ mV is applied at the input at time t = 0 as shown. Assuming that the operational amplifier is not saturated, the time constant (in millisecond) of the output voltage V_a is [2015]



3.254 Analog and Digital Electronics

27. The operational amplifier shown in the figure is ideal. The input voltage (in Volt) is $V_i = 2\sin(2\pi \times 2000t)$. The amplitude of the output voltage V_o (in Volt) is _____. [2015]



28. The filters *F*1 and *F*2 having characteristics as shown in Figures (a) and (b) are connected as shown in



The cut-off frequencies of F1 and F2 are f_1 and f_2 respectively. If $f_1 < f_2$, the resultant circuit exhibits the characteristics of a

- (A) Band-pass filter
- (C) All pass filter
- (B) Band-stop filter
- (D) High-Q filter



The saturation voltage of the ideal op-amp shown below is ± 10 V. The output voltage v_0 of the following circuit in the steady-state is [2015]

- (A) square wave of period 0.55 ms.
- (B) triangular wave of period 0.55 ms.
- (C) square wave of period 0.25 ms.
- (D) triangular wave of period 0.25 ms.
- **30.** The circuit shown below is an example of a [2016]



- (A) Low pass filter(C) high pass filter
- (D) Notch filter
- **31.** For the circuit shown below, taking the opamp as ideal, the output voltage V_{out} in terms of the input voltages V_1 , V_2 , and V_3 is _____. [2016]



						Chapter	7 Operat	ional Amplifi	ers 3.255
				Answi	er Keys				
Exer	CISES								
Practi	ce Probler	ns I							
1. C	2 . D	3. D	4 . C	5 . B	6 . B	7 . C	8. D	9. B	10. D
11. C	12. D	13. A	14. A	15. C	16. A	17. D	18. B	19 . B	20 . B
21. D	22 . C	23 . C	24 . C	25 . A	26 . B	27 . C	28 . A	29 . D	30 . C
31 . A	32 . B	33 . C	34 . C	35. A	36 . C	37. A	38. B	39 . D	40 . B
41 . A									
Practi	ce Probler	ms 2							
1. B	2 . A	3 . B	4 . A	5 . A	6 . C	7. A	8 . A	9. A	10. B
11. B	12. A	13 . B	14. A	15. D	16. A	17. B	18. C	19. A	20 . A
21 . A	22 . C	23. A	24. A	25 . A	26 . C	27 . B	28 . A	29 . B	30 . B
31 . C	32. D	33 . A	34 . B	35 . B	36 . C	37. D	38 . C	39 . D	
Previo	ous Years' C	Questions							
1. A	2 . D	3 . B	4 . A	5 . C	6. D	7. B	8. D	9. D	10. B
11. D	12. D	13. D	14. B	15. B	16. C	17. C	18. B	19. A	
20 . 0.7	977	21 . D	22 . C	23 . 0.635	24. D	25 . D	26 . A	27 . 1.1 t	o 1.4
28 . B	29 . A	30. A	31. D						